A chip-stacked memory for on-chip SRAM-rich SoCs and processors

  title={A chip-stacked memory for on-chip SRAM-rich SoCs and processors},
  author={Hideaki Saito and Masayuki Nakajima and Takumi Okamoto and Yusuke Yamada and Akira Ohuchi and Noriyuki Iguchi and Toshitsugu Sakamoto and Koichi Yamaguchi and Masayuki Mizuno},
  journal={2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers},
Advanced SoC chips used in multimedia devices such as mobile phones have a number of dedicated functional IP cores, including 3D graphics and video codec, and require local memories with high bit density. Each IP core is connected to closely positioned local memories for fast access and wide bandwidth. The simultaneous operation of all of IP cores on a chip is an extremely rare situation and we anticipate that future integration of more IP cores onto a chip will increase the average number of… CONTINUE READING
Highly Cited
This paper has 44 citations. REVIEW CITATIONS
30 Citations
5 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 30 extracted citations


Publications referenced by this paper.
Showing 1-5 of 5 references

A 160 Gb / s Interface Design Configuration for Multichip LSI

  • K. Kondo T. Ezaki, H. Ozaki
  • 2008


  • M. Naruse, T. Kamei
  • Hattori, et al., “A 65nm Single-Chip Application…
  • 2008


  • T. Ezaki, K. Kondo
  • Ozaki, et al., “A 160Gb/s Interface Design…
  • 2004

Similar Papers

Loading similar papers…