A cell-based power estimation in CMOS combinational circuits

@inproceedings{Lin1994ACP,
  title={A cell-based power estimation in CMOS combinational circuits},
  author={Jiing-Yuan Lin and Tai-Chien Liu and Wen-Zen Shen},
  booktitle={ICCAD},
  year={1994}
}
In this paper we present a power dissipation model considering the charging/discharging of capacitance at the gate output node as well as internal nodes, and capacitance feedthrough effect. Based on the model, a Cell-Based Power Estimation (CBPE) method is developed to estimate the power dissipation in CMOS combinational circuits. In our technique, we first construct a modified state transition graph called STGPE to model the power consumption behavior of a logic gate. Then, according to the… CONTINUE READING
29 Citations
3 References
Similar Papers

References

Publications referenced by this paper.

Similar Papers

Loading similar papers…