A case for dynamic frequency tuning in on-chip networks

@article{Mishra2009ACF,
  title={A case for dynamic frequency tuning in on-chip networks},
  author={Asit K. Mishra and Reetuparna Das and Soumya Eachempati and Ravi R. Iyer and Narayanan Vijaykrishnan and Chita R. Das},
  journal={2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)},
  year={2009},
  pages={292-303}
}
Performance and power are the first order design metrics for Network-on-Chips (NoCs) that have become the de-facto standard in providing scalable communication backbones for multicores/CMPs. However, NoCs can be plagued by higher power consumption and degraded throughput if the network and router are not designed properly. Towards this end, this paper proposes a novel router architecture, where we tune the frequency of a router in response to network load to manage both performance and power… CONTINUE READING
Highly Cited
This paper has 71 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 55 extracted citations

Thread Voting DVFS for Manycore NoCs

IEEE Transactions on Computers • 2018
View 8 Excerpts
Highly Influenced

Temporal codes in on-chip interconnects

2017 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED) • 2017
View 4 Excerpts
Highly Influenced

LeAF: A low-overhead asymmetric frequency controller for NoC router interconnects

2017 IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) • 2017
View 3 Excerpts
Highly Influenced

DVFS for NoCs in CMPs: A thread voting approach

2016 IEEE International Symposium on High Performance Computer Architecture (HPCA) • 2016
View 5 Excerpts
Highly Influenced

NoC frequency scaling with flexible-pipeline routers

IEEE/ACM International Symposium on Low Power Electronics and Design • 2011
View 4 Excerpts
Highly Influenced

72 Citations

051015'11'13'15'17'19
Citations per Year
Semantic Scholar estimates that this publication has 72 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 10 references

Regional congestion awareness for load balance in networks-on-chip

2008 IEEE 14th International Symposium on High Performance Computer Architecture • 2008
View 7 Excerpts
Highly Influenced

An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS

2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers • 2007
View 7 Excerpts
Highly Influenced

System level analysis of fast, per-core DVFS using on-chip switching regulators

2008 IEEE 14th International Symposium on High Performance Computer Architecture • 2008
View 4 Excerpts
Highly Influenced

Simics: A Full System Simulation Platform

IEEE Computer • 2002
View 4 Excerpts
Highly Influenced

Mitigating the Impact of Process Variations on Processor Register Files and Execution Units

2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06) • 2006
View 4 Excerpts
Highly Influenced

Similar Papers

Loading similar papers…