A capacitorless twin-transistor random access memory (TTRAM) on SOI

@article{Morishita2005ACT,
  title={A capacitorless twin-transistor random access memory (TTRAM) on SOI},
  author={F. Morishita and H. Noda and T. Gyohten and Mako Okamoto and T. Ipposhi and S. Maegawa and K. Dosaka and K. Arimoto},
  journal={Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.},
  year={2005},
  pages={435-438}
}
  • F. Morishita, H. Noda, +5 authors K. Arimoto
  • Published 2005
  • Computer Science
  • Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005.
  • We propose a novel capacitorless twin-transistor random access memory (TTRAM). The 2Mb test device has been fabricated on 130nm SOI-CMOS process. We demonstrate the TTRAM cell has two data-storage states and confirm the data retention time of 100ms at 80/spl deg/C. TTRAM process is compatible with the conventional SOI-CMOS and never requires any additional processes. A 6.1ns row-access time is achieved and 250MHz operation can be realized by using 2bank 8b-burst mode. 
    7 Citations

    Figures, Tables, and Topics from this paper.

    A Scalable ET2RAM (SETRAM) with Verify Control for SoC Platform Memory IP on SOI
    • 1
    A Configurable Enhanced T/sup 2/RAM Macro for System-Level Power Management Unified Memory
    • 2
    A novel self-refreshable capacitorless DRAM cell
    Ultra-Low Voltage Nano-Scale DRAM Cells
    • 2

    References

    SHOWING 1-7 OF 7 REFERENCES
    Memory design using one-transistor gain cell on SOI
    • T. Ohsawa, K. Fujita, +4 authors K. Sunouchi
    • Physics, Engineering
    • 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315)
    • 2002
    • 79
    A SOI capacitor-less 1T-DRAM concept
    • 136
    Dynamic floating body control SOI CMOS circuits for power managed multimedia ULSIs
    • 4
    Leakage mechanism due to floating body and countermeasure on dynamic retention mode of SOI-DRAM
    • 30
    Dynamic floating body control SOI CMOS for power managed multimedia ULSIs
    • 3
    Test chip photograph Table I. CHIP FEATURES NE 0$7
    • Fig