• Corpus ID: 15239846

A Very High Speed, High Resolution Current Comparator Design

@article{Chasta2014AVH,
  title={A Very High Speed, High Resolution Current Comparator Design},
  author={Neeraj K. Chasta},
  journal={World Academy of Science, Engineering and Technology, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering},
  year={2014},
  volume={7},
  pages={1516-1519}
}
  • Neeraj K. Chasta
  • Published 2 January 2014
  • Engineering
  • World Academy of Science, Engineering and Technology, International Journal of Electrical, Computer, Energetic, Electronic and Communication Engineering
This paper, presents an idea for analog current comparison which compares input signal and reference currents with high speed and accuracy. Proposed circuit utilizes amplification properties of common gate configuration, where voltage variations of input current are amplified and a compared output voltage is developed. Cascaded inverter stages are used to generate final CMOS compatible output voltage. Power consumption of circuit can be controlled by the applied gate bias voltage. The… 
5 Citations

Figures and Tables from this paper

Low voltage low power current comparator circuit

  • M. BchirN. HassenK. Besbes
  • Engineering
    2017 18th International Conference on Sciences and Techniques of Automatic Control and Computer Engineering (STA)
  • 2017
This paper presents a high speed, low voltage, low power current comparator. A modification to an existing current comparator proposed by Traff has been introduced. The circuit presents a two flipped

Inverting amplifier based ultra low power low offset current comparator

A new design of CMOS current comparator with emphasis on low input offset current and low power consumption is described. Its unique approach is the use of identical inverting amplifiers to operate

Current Mode Comparator Design for Biomedical Applications

In this paper, a new current mode low power comparator design is presented. In analog to digital conversion process, comparator is an important device widely used in the converting signals from

Fault Attack Protection and Evaluation

TLDR
This chapter introduces two protection schemes, including a new security primitive, i.e., public physical unclonable function (PPUF), that has provable time gap between the execution and simulation (ESG) to derive security, and a new analysis framework to identify critical circuit components for general purpose processors and guide the design optimization.

Practical public PUF enabled by solving max-flow problem on chip

TLDR
A novel PPUF design is proposed, whose execution is equivalent to solving the hard-to-parallel and hard- to-approximate max-flow problem in a complete graph on chip, and a crossbar structure and source degeneration technique are proposed to enable an efficient physical realization.

References

SHOWING 1-10 OF 16 REFERENCES

High-performance CMOS current comparator

A new high-speed CMOS current comparator is described. By changing the buffer of an existing comparator from class B to class AB operation, voltage swings are reduced, resulting in greater speed for

High performance CMOS current comparator using resistive feedback network

A new high speed, low power and small area CMOS current comparator based on a resistive feedback network is proposed. Simulation results employing 0.35 /spl mu/m CMOS parameters demonstrate 7 ns

A high-speed high-resolution CMOS current comparator

  • L. LuhJ. ChomaJ. Draper
  • Engineering
    ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357)
  • 1999
A high-speed high-resolution CMOS current comparator is presented. A dynamic gain boosting stage is used to maximize the comparator gain while maintaining acceptable power consumption. A PMOS

A mismatch-insensitive high-accuracy high-speed continuous-time current comparator in low voltage CMOS

This paper presents a CMOS current comparator which employs nonlinear feedback to obtain high-accuracy (down to 1.5 pA) and high-speed for low input currents (8 ns@50 nA). This structure is much

High-speed low input impedance CMOS current comparator

A simple high-speed low input impedance CMOS current comparator is proposed. The circuit uses improved Wilson current-mirror to perform a subtraction. Negative feedback is employed to reduce the

A high speed/power ratio continuous-time CMOS current comparator

  • Lu ChenB. ShiChun Lu
  • Engineering
    ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445)
  • 2000
TLDR
A new high-performance continuous-time CMOS current comparator is proposed, which comprises one CMOS complementary amplifier, two resistive-load amplifiers and two CMOS inverters and is suitable for high-speed and low-power applications.

Simple high-speed CMOS current comparator

A simple modification to an existing current comparator is proposed, which enables a very low response time to be achieved with a minimal increase in circuit complexity. Circuit simulations allowed

Novel approach to high speed CMOS current comparators

A novel high speed CMOS integrated current comparator structure is presented which uses a source-follower input stage and a CMOS inverter as a positive feedback. It exhibits short propagation delay

CMOS current comparator circuit

A CMOS current comparator circuit design is presented and its simulated performance described. A comparator circuit designed to detect the presence of, for example, 5 ?A realised in a standard

Analog Integrated Circuit Design

Partial table of contents: Integrated--Circuit Devices and Modelling. Processing and Layout. Basic Current Mirrors and Single--Stage Amplifiers. Noise Analysis and Modelling. Basic Opamp Design and