A VLSI architecture for lifting-based forward and inverse wavelet transform

  title={A VLSI architecture for lifting-based forward and inverse wavelet transform},
  author={K. Andra and C. Chakrabarti and T. Acharya},
  journal={IEEE Trans. Signal Process.},
  • K. Andra, C. Chakrabarti, T. Acharya
  • Published 2002
  • Computer Science
  • IEEE Trans. Signal Process.
  • We propose an architecture that performs the forward and inverse discrete wavelet transform (DWT) using a lifting-based scheme for the set of seven filters proposed in JPEG2000. The architecture consists of two row processors, two column processors, and two memory modules. Each processor contains two adders, one multiplier, and one shifter. The precision of the multipliers and adders has been determined using extensive simulation. Each memory module consists of four banks in order to support… CONTINUE READING
    378 Citations
    A fast parallel VLSI architecture for lifting based 2-D discrete wavelet transform
    • J. Kim, Jong Wha Chong
    • Computer Science, Biology
    • 30th Annual Conference of IEEE Industrial Electronics Society, 2004. IECON 2004
    • 2004
    • 1
    A fast VLSI architecture for two-dimensional discrete wavelet transform based on lifting scheme [image compression applications]
    • Chengyi Xiong, J. Tian, J. Liu
    • Computer Science
    • Proceedings. 7th International Conference on Solid-State and Integrated Circuits Technology, 2004.
    • 2004
    • 7
    A Pipeline Architecture for 2-D Lifting-Based Discrete Wavelet Transform of JPEG2000
    • 2
    Low-power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform
    • 77
    VLSI Architecture of Line-Based Lifting Wavelet Transform for Motion JPEG2000
    • 41
    A Novel VLSI Architecture for Real-Time Line-Based Wavelet Transform Using Lifting Scheme
    • 4


    A VLSI architecture for lifting-based wavelet transform
    • K. Andra, C. Chakrabarti, T. Acharya
    • Computer Science
    • 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528)
    • 2000
    • 38
    VLSI implementation of discrete wavelet transform
    • 118
    • PDF
    VLSI architectures for discrete wavelet transforms
    • 345
    VLSI architectures for the discrete wavelet transform
    • 327
    A Parallel Architecture for the 2-D Discrete Wavelet Transform with Integer Lifting Scheme
    • 41
    Lifting factorization-based discrete wavelet transform architecture design
    • 78
    • PDF
    Optimal memory organization for scalable texture codecs in MPEG-4
    • 67
    A wavelet core for video processing
    • C. Diou, L. Torres, M. Robert
    • Computer Science
    • Proceedings 2000 International Conference on Image Processing (Cat. No.00CH37101)
    • 2000
    • 9