A Unified Framework for the Formal Verification of Sequential Circuits

Abstract

Hardware description languages (HDLs) dramatically change the way circuit designers work. These languages can be used to describe circuits at a very high level of abstraction, which allows the designers to specify the behavior of a circuit before realizing it. The validation of these specifications is currently done by executing them, which is very costly… (More)
DOI: 10.1109/ICCAD.1990.129859

Topics

1 Figure or Table

Statistics

01020'93'96'99'02'05'08'11'14'17
Citations per Year

279 Citations

Semantic Scholar estimates that this publication has 279 citations based on the available data.

See our FAQ for additional information.

Slides referencing similar topics