A Systolic, Linear-Array Multiplier for a Class of Right-Shift Algorithms

  title={A Systolic, Linear-Array Multiplier for a Class of Right-Shift Algorithms},
  author={Peter Kornerup},
  journal={IEEE Trans. Computers},
A very simple multiplier cell is developed for use in a linear, purely systolic array forming a digit-serial multiplier for unsigned or 2'complement operands. Each cell produces two digit-product terms and accumulates these into a previous sum of the same weight, developing the product least significant digit first. Grouping two terms per cell, the ratio of active elements to latches is low, and only upper bound [n]/2 cells are needed for a full n by n multiply. A module-multiplier is then… 
Design of a systolic coprocessor for rational addition
  • T. Jebelean
  • Computer Science
    Proceedings The International Conference on Application Specific Array Processors
  • 1995
A systolic coprocessor for the addition of signed normalized rational numbers, which improves significantly the implementation of GCD and exact division and allows bit-pipelining between partial operations at reduced area-cost.
Improved linear systolic array for fast modular exponentiation
It is shown here how a single, linear systolic array eliminates much of the associated overheads, thereby improving throughput and the ratio of speed to area for modular exponentiation.
Systolic and Scalable Architectures for Digit-Serial Multiplication in Fields GF(pm)
These architectures are scalable in the sense that their instantiations support multiplication in different fields GF(p m ) for which p is fixed and m is variable, which makes the multiplier architectures suitable for ASIC as well as FPGA implementations.
A unified method for iterative computation of modular multiplication and reduction operations
  • W. Freking, K. Parhi
  • Computer Science, Mathematics
    Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)
  • 1999
A unified methodology is introduced for the computation of modular multiplication and reduction operations, which are fundamental to numerous public-key cryptography systems, and iterative residue accumulation methods are presented, effectively replacing quotient-digit evaluation and quotients-modulus multiplication steps encountered in techniques such as Montgomery's method with a single-step residue evaluation.
An Area-Efficient Bit-Serial Integer Multiplier
The design of a new multiplier architecture for normal integer multiplication of positive and negative numbers is presented, a modular bit-serial design which can be efficiently implemented in hardware and has the advantage that it can handle operands of arbitrary length.
Hardware implementation of a Montgomery modular multiplier in a systolic array
A hardware architecture for modular multiplication operation which is efficient for bit-lengths suitable for both commonly used types of public key cryptography (PKC) and RSA cryptosystems is described, and modular exponentiation based on Montgomery's Multiplication Method (MMM) is presented.
FPGA Implementation of a Rational Adder
A systolic coprocessor for the addition of signed normalized rational numbers is implemented using field programmable logic from Atmel, and the implementation of GCD and of exact division improve significantly on previously known solutions.


Some schemes for fast serial input multipliers
  • L. Dadda
  • Computer Science
    1983 IEEE 6th Symposium on Computer Arithmetic (ARITH)
  • 1983
The design of fast multipliers for binary numbers represented in serial form is considered according to a general scheme composed by an array generator and a summator, and for each of them a suitable summator using parallel counters is illustrated.
An Algorithm for Exact Division
An algorithm which computes the quotient of two long integers in this particular situation, starting from the least-significant digits of the operands, which is better suited for systolic parallelization in a "least-significant digit first" pipelined manner.
A One-Dimensional Real-Time Iterative Multiplier
  • A. J. Atrubin
  • Mathematics, Computer Science
    IEEE Trans. Electron. Comput.
  • 1965
The class of one-dimensional, real-time, iterative, discrete-state automata is described. By example, it is shown that serial multiplication can be carried out by such a sequential switching network.
Modular multiplication without trial division
A method for multiplying two integers modulo N while avoiding division by N, a representation of residue classes so as to speed modular multiplication without affecting the modular addition and subtraction algorithms.
High-radix modular multiplication for cryptosystems
  • Peter Kornerup
  • Computer Science, Mathematics
    Proceedings of IEEE 11th Symposium on Computer Arithmetic
  • 1993
Two algorithms for modular multiplication with very large moduli are analyzed specifically for their applicability when a high radix is used for the multiplier. Both algorithms perform modulo
Fast implementations of RSA cryptography
The authors detail and analyze the critical techniques that may be combined in the design of fast hardware for RSA cryptography: chinese remainders, star chains, Hensel's odd division, carry-save representation, quotient pipelining, and asynchronous carry completion adders.
Finite segmentp-adic number systems with applications to exact computation
A fractional weighted number system, based on Hensel’s code, is proposed for constructing a unique code for rational numbers in a certain range, which combines the best features and advantages of both thep-ary and residue number systems.
Methods and Applications of Error-Free Computation
Systolic Modular Multiplication
  • C. D. Walter
  • Computer Science, Mathematics
    IEEE Trans. Computers
  • 1993
A systolic array for modular multiplication is presented using the ideally suited algorithm of P.L. Montgomery (1985), where its main use would be where many consecutive multiplications are done, as in RSA cryptosystems.