• Corpus ID: 18795884

A Survey of VLSI Techniques for Power Optimization and Estimation of Optimization

  title={A Survey of VLSI Techniques for Power Optimization and Estimation of Optimization},
  author={Nisha Sharma and Manmeet Kaur},
With the advancement in compact, portable and high-density micro-electronic devices and systems, the power dissipated in very large scale integrated (VLSI) design circuits has become a critical concern. Accuracy and efficiency in power estimation involvedin the design phase is important in order to meet power specifications without high cost redesign process. This paper, presents a review of the power optimization theory approach and the estimation techniques of recent proposition. VLSI design… 

Power Optimization for Low Power VLSI Circuits

The concept of the power optimization theory approach is presented, the estimation techniques and optimization circuits used for low power VLSI circuits are presented, and the methodologies used spans a wide range from device or process level to algorithm level.

Parametric optimization of digital integrated circuits for micromechanical sensors

  • D. KostygovN. Kolesov
  • Computer Science, Engineering
    Scientific and Technical Journal of Information Technologies, Mechanics and Optics
  • 2019
A method for parametric optimization of digital integrated circuits for micromechanical sensors is proposed, which gives the possibility to optimize the parameters of computing devices according to the criterion of minimum energy consumption.

An Introduction to 3D SPI2 (Spatial Packaging of Interconnected Systems With Physics Interactions) Design Problems: A Review of Related Work, Existing Gaps, Challenges, and Opportunities

Optimal 3D spatial packaging of interconnected systems with physical interactions (thermal, hydraulic, electromagnetic, etc.), or SPI2, plays a vital role in the functionality, operation, energy

Bounded Degree Group Steiner Tree Problems

This work studies three problems that seek a low degree subtree T of a graph and gives a bicriteria for the Degrees Bounded Min-Cost Group Steiner Tree problem.

The minimum degree Group Steiner problem

Combinatorial Algorithms: 31st International Workshop, IWOCA 2020, Bordeaux, France, June 8–10, 2020, Proceedings

This paper presents a meta-modelling architecture suitable for large-scale distributed Optimization Via Population Protocols and some examples show how this architecture can be implemented in the rapidly changing environment.



CMOS Digital Integrated Cir-cuits: Analysis and Design

Through rigorous analysis of CMOS circuits in this text, students will be able to learn the fundamentals ofCMOS VLSI design, which is the driving force behind the development of advanced computer hardware.

On the Optimal Drivers for High-Speed Low Power ICs

The developed optimal driver has a significant impact on the design of high-performance ICs, such as the high-speed bus in microprocessors, interconnect circuit in MCMs, minimal delay clock network, buffers for sending signals from chip to packaging pads, and low power circuits.

Probabilistic simulation for reliability analysis of CMOS VLSI circuits

A current-estimation approach to support the analysis of electromigration (EM) failures in power supply and ground buses of CMOS VLSI circuits is discussed and has shown excellent accuracy and dramatic speedups compared with traditional approaches.

Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution

A pattern-independent, linear time algorithm (iMax) that estimates at every contact point, an upper bound envelope of all possible current waveforms that result by the application of different input patterns to the circuit is proposed.

Short-circuit energy dissipation modeling for submicrometer CMOS gates

A significant part of the energy dissipation in static complementary metal-oxide-semiconductor (CMOS) structures is due to short-circuit currents. In this paper, an accurate analytical model for the

Measurement of the Switching Activity of CMOS Digital Circuits at the Gate Level

A comparison between the evaluation of the switching activity calculated using logic (Verilog) and electrical (HSPICE) simulators and results show a variable and significant overestimation of this measurement using logic simulators even when including postlayout effects.

Estimation of average switching activity in combinational and sequential circuits

The authors address the problem of estimating the average power dissipated in VLSI combinational and sequential circuits, under random input sequences, by presenting methods to probabilistically estimate switching activity in sequential circuits.

A new area and shape function estimation technique for VLSI layouts

  • G. Zimmerman
  • Materials Science
    25th ACM/IEEE, Design Automation Conference.Proceedings 1988.
  • 1988
A model is presented for the prediction of shape functions for aspect ratios up to 1:5 and can be used for many different design styles and has been tested for standard cell blocks for the placement of general cells.

Optimal redistribution of white space for wire length minimization

This paper first shows that the problem can be formulated as linear programming, and then proposes an efficient min-cost flow based approach to solve it, which guarantees to obtain the minimum of total wire length in polynomial time and meanwhile keep the minimum area by distributing white space smarter for a given floorplan topology.

Sensor Networks With Random Links: Topology Design for Distributed Consensus

Simulations demonstrate that the optimal design with random link failures, link communication costs, and a communication cost constraint is a constrained convex optimization problem that can be efficiently solved for large networks by semidefinite programming techniques.