A Survey of Design Low Power Static Random Access Memory
@inproceedings{Gupta2017ASO, title={A Survey of Design Low Power Static Random Access Memory}, author={L. Gupta}, year={2017} }
In this field research paper explores the design and analysis of Static Random Access memories (SRAMs) that focuses on optimizing delay and power. CMOS SRAM cell consumes very less power and have less read and write time. Higher cell ratios will decrease the read and write time and improve stability. PMOS semiconductor unit with fewer dimensions reduces the ability consumption. During this paper, 8T SRAM cell is implemented with reduced power and performance is good according read and write… CONTINUE READING
One Citation
References
SHOWING 1-10 OF 11 REFERENCES
Analysis of 8T SRAM Cell at Various Process Corners at 65 nm Process Technology
- Engineering, Computer Science
- Circuits Syst.
- 2011
- 16
- PDF
A low leakage and SNM free SRAM cell design in deep sub micron CMOS technology
- Materials Science, Computer Science
- 19th International Conference on VLSI Design held jointly with 5th International Conference on Embedded Systems Design (VLSID'06)
- 2006
- 50
- PDF
A 65-nm SoC Embedded 6T-SRAM Designed for Manufacturability With Read and Write Operation Stabilizing Circuits
- Computer Science, Engineering
- IEEE Journal of Solid-State Circuits
- 2007
- 134
Stability and Static Noise Margin Analysis of Low-Power SRAM
- Engineering
- 2008 IEEE Instrumentation and Measurement Technology Conference
- 2008
- 34
Leakage reduction in differential 10T SRAM cell using Gated VDD control technique
- Materials Science
- 2012 International Conference on Computing, Electronics and Electrical Technologies (ICCEET)
- 2012
- 8
Circuit techniques for ultra-low power subthreshold SRAMs
- Engineering, Computer Science
- 2008 IEEE International Symposium on Circuits and Systems
- 2008
- 27
- PDF