A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches

@article{Mittal2015ASO,
  title={A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches},
  author={Sparsh Mittal and J. Vetter and D. Li},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  year={2015},
  volume={26},
  pages={1524-1537}
}
  • Sparsh Mittal, J. Vetter, D. Li
  • Published 2015
  • Computer Science
  • IEEE Transactions on Parallel and Distributed Systems
  • Recent trends of CMOS scaling and increasing number of on-chip cores have led to a large increase in the size of on-chip caches. Since SRAM has low density and consumes large amount of leakage power, its use in designing on-chip caches has become more challenging. To address this issue, researchers are exploring the use of several emerging memory technologies, such as embedded DRAM, spin transfer torque RAM, resistive RAM, phase change RAM and domain wall memory. In this paper, we survey the… CONTINUE READING
    106 Citations
    A Survey Of Techniques for Architecting DRAM Caches
    • 37
    A Survey of Techniques for Architecting Processor Components Using Domain-Wall Memory
    • Sparsh Mittal
    • Computer Science
    • ACM J. Emerg. Technol. Comput. Syst.
    • 2016
    • 27
    A Survey Of Architectural Approaches for Data Compression in Cache and Main Memory Systems
    • 69
    Architecture design with STT-RAM: Opportunities and challenges
    • 18
    • Highly Influenced
    • PDF
    Reliability Tradeoffs in Design of Volatile and Nonvolatile Caches
    • 6
    A Survey of Cache Bypassing Techniques
    • 21
    • PDF
    A Novel Architecture of Large Hybrid Cache With Reduced Energy
    • 3
    A Survey of Software Techniques for Using Non-Volatile Memories for Storage and Main Memory Systems
    • 169
    • PDF

    References

    SHOWING 1-10 OF 118 REFERENCES
    Hybrid cache architecture with disparate memory technologies
    • 348
    • Highly Influential
    • PDF
    STT-RAM based energy-efficiency hybrid cache for CMPs
    • Jianhua Li, C. Xue, Yinlong Xu
    • Engineering, Computer Science
    • 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip
    • 2011
    • 78
    Implementing a hybrid SRAM / eDRAM NUCA architecture
    • 11
    • PDF
    Embedded memory hierarchy exploration based on magnetic RAM
    • 9
    • PDF
    Analyzing the optimal ratio of SRAM banks in hybrid caches
    • 6
    A low-power phase change memory based hybrid cache architecture
    • 59
    • Highly Influential
    On-chip caches built on multilevel spin-transfer torque RAM cells and its optimizations
    • 52
    • Highly Influential
    Multi retention level STT-RAM cache designs with a dynamic refresh scheme
    • Z. Sun, Xiuyuan Bi, +4 authors Wenqing Wu
    • Computer Science
    • 2011 44th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)
    • 2011
    • 218
    • Highly Influential
    • PDF
    Improving energy efficiency of embedded DRAM caches for high-end computing systems
    • 8
    • PDF
    A survey of architectural techniques for improving cache power efficiency
    • Sparsh Mittal
    • Computer Science
    • Sustain. Comput. Informatics Syst.
    • 2014
    • 105
    • PDF