A Survey Of Architectural Approaches for Data Compression in Cache and Main Memory Systems

@article{Mittal2016ASO,
  title={A Survey Of Architectural Approaches for Data Compression in Cache and Main Memory Systems},
  author={Sparsh Mittal and J. Vetter},
  journal={IEEE Transactions on Parallel and Distributed Systems},
  year={2016},
  volume={27},
  pages={1524-1536}
}
  • Sparsh Mittal, J. Vetter
  • Published 2016
  • Computer Science
  • IEEE Transactions on Parallel and Distributed Systems
  • As the number of cores on a chip increases and key applications become even more data-intensive, memory systems in modern processors have to deal with increasingly large amount of data. In face of such challenges, data compression presents as a promising approach to increase effective memory system capacity and also provide performance and energy advantages. This paper presents a survey of techniques for using compression in cache and main memory systems. It also classifies the techniques based… CONTINUE READING
    69 Citations
    Towards Improving Data Transfer Efficiency for Accelerators Using Hardware Compression
    • M. Plauth, A. Polze
    • Computer Science
    • 2018 Sixth International Symposium on Computing and Networking Workshops (CANDARW)
    • 2018
    • 1
    • PDF
    Could Compression Be of General Use? Evaluating Memory Compression across Domains
    • 8
    Reducing soft-error vulnerability of caches using data compression
    • 10
    Dual Dictionary Compression for the Last Level Cache
    • 1
    A Survey of ReRAM-Based Architectures for Processing-In-Memory and Neural Networks
    • 39
    A survey of encoding techniques for reducing data-movement energy
    • 9

    References

    SHOWING 1-10 OF 107 REFERENCES
    A unified compressed memory hierarchy
    • 94
    • Highly Influential
    An analytical model for software-only main memory compression
    • 6
    • PDF
    A survey of power management techniques for phase change memory
    • Sparsh Mittal
    • Computer Science
    • Int. J. Comput. Aided Eng. Technol.
    • 2016
    • 19
    • PDF
    Design and evaluation of a selective compressed memory system
    • J. Lee, W. Hong, S. Kim
    • Computer Science
    • Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)
    • 1999
    • 100
    • Highly Influential
    • PDF
    Memory energy minimization by data compression: algorithms, architectures and implementation
    • 17
    • Highly Influential
    • PDF
    A Survey Of Architectural Approaches for Managing Embedded DRAM and Non-Volatile On-Chip Caches
    • 106
    • PDF
    An on-chip cache compression technique to reduce decompression overhead and design complexity
    • 39
    Design and performance of a main memory hardware data compressor
    • M. Kjelsø, M. Gooch, S. Jones
    • Computer Science
    • Proceedings of EUROMICRO 96. 22nd Euromicro Conference. Beyond 2000: Hardware and Software Design Strategies
    • 1996
    • 106
    A novel memory compression technique for embedded system
    • Sicheng Tang, Huailiang Tan, Lun Li
    • Computer Science
    • 2012 Second International Conference on Digital Information and Communication Technology and it's Applications (DICTAP)
    • 2012
    • 3
    Static Energy Reduction in Cache Memories Using Data Compression
    • 7
    • Highly Influential