A Sub-Sampling-Assisted Phase-Frequency Detector for Low-Noise PLLs With Robust Operation Under Supply Interference

@article{Hsu2015ASP,
  title={A Sub-Sampling-Assisted Phase-Frequency Detector for Low-Noise PLLs With Robust Operation Under Supply Interference},
  author={Chun-Wei Hsu and Karthik Tripurari and Shih-An Yu and Peter R. Kinget},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers},
  year={2015},
  volume={62},
  pages={90-99}
}
Sub-sampling phase detectors (SSPDs) have recently been demonstrated to enable phase-locked loop (PLL) realizations with very low in-band noise. However, the PLL becomes susceptible to disturbances or interference via substrate or power supply coupling as experienced in systems on chip (SOCs), which could put the PLL out of lock. A tri-state phase-frequency detector with a dead-zone is traditionally added to act as an auxiliary frequency-locked loop (FLL) to enable the PLL to regain lock… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 15 CITATIONS

A 2.4-GHz 16-Phase Sub-Sampling Fractional-N PLL With Robust Soft Loop Switching

  • IEEE Journal of Solid-State Circuits
  • 2018
VIEW 7 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

A low-noise inductor-less fractional-N sub-sampling PLL with multi-ring oscillator

  • 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)
  • 2017
VIEW 10 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Multi-phase sub-sampling fractional-N PLL with soft loop switching for fast robust locking

  • 2017 IEEE Custom Integrated Circuits Conference (CICC)
  • 2017
VIEW 4 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

A −40-dBc Integrated-Phase-Noise 45-GHz Sub-Sampling PLL with 3.9-dBm Output and 2.1% DC-to-RF Efficiency

Sangyeop Lee, Kyoya Takano, +4 authors Minoru Fujishima
  • 2019 IEEE Radio Frequency Integrated Circuits Symposium (RFIC)
  • 2019
VIEW 1 EXCERPT
CITES METHODS

A PVT-Resilient No-Touch DFT Methodology for Prebond TSV Testing

  • 2018 IEEE International Test Conference (ITC)
  • 2018
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 17 REFERENCES

A digitally stabilized type-III PLL using ring VCOwith 1.01 psrms integrated jitter in 65 nm CMOS

A. Sai, Y. Kobayashi, S. Saigusa, O.Watanabe, T. Itakura
  • Proc. IEEE Int. Solid-State Circuits Conf., Feb. 2012, pp. 248–250.
  • 2012