Corpus ID: 14506526

A Study of Out-of-Order Completion for the MIPS R10K Superscalar Processor

  title={A Study of Out-of-Order Completion for the MIPS R10K Superscalar Processor},
  author={P. Mishra and N. Dutt and Alex Nicolau pmishra},
  • P. Mishra, N. Dutt, Alex Nicolau pmishra
  • Published 2001
  • Instruction level parallelism (ILP) improves performance for VLIW, EPIC, and Superscalar processors. Out-of-order execution improves performance further. The advantage of out-of-order execution is not fully utilized due to in-order completion. In this report we study the performance loss due to in-order completion for MIPS R10000 processor. 
    5 Citations

    Figures and Tables from this paper

    Functional abstraction driven design space exploration of heterogeneous programmable architectures
    • 53
    • PDF
    SEESAW: Using Superpages to Improve VIPT Caches
    • 9
    • PDF
    Specification-driven validation of programmable embedded systems
    • 7
    • PDF


    The Mips R10000 superscalar microprocessor
    • 833
    • PDF
    Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation Techniques
    • 111
    • PDF
    V-SAT: A visual specification and analysis tool for system-on-chip exploration
    • 26
    • PDF
    EXPRESSION: a language for architecture exploration through compiler/simulator retargetability
    • 451
    • PDF
    Trailblazing: A Hierarchical Approach to Percolation Scheduling
    • A. Nicolau, S. Novack
    • Computer Science
    • 1993 International Conference on Parallel Processing - ICPP'93
    • 1993
    • 65
    Seddighnezhad. 200-mhz superscalar risc microprocessor.IEEE Journal of Solid-State Circuits
    • 1996
    Processor-memory co-exploration driven by an architectural description language
    • In Intl. Conf. on VLSI Design
    • 2001