A Simulation Based Study of TLB Performance

Abstract

This paper presents the results of a simulation-based study of various translation lookaside buffer (TLB) architectures, in the context of a modern VLSI RISC processor. The simulators used address traces, generated by instrumented versions of the SPEC marks and several other programs running on a DECstation 5000. The performance of two-level TLBs and fully… (More)
DOI: 10.1145/139669.139708

Topics

15 Figures and Tables

Statistics

0510'94'97'00'03'06'09'12'15'18
Citations per Year

145 Citations

Semantic Scholar estimates that this publication has 145 citations based on the available data.

See our FAQ for additional information.