Corpus ID: 4597063

A Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme

@inproceedings{Radulov2004ASC,
  title={A Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme},
  author={Georgi I. Radulov and P. Quinn and Ja Hans Hegt and Ahm Arthur van Roermund},
  year={2004}
}
  • Georgi I. Radulov, P. Quinn, +1 author Ahm Arthur van Roermund
  • Published 2004
  • Computer Science
  • This paper presents a self-test self-correction scheme for segmented current steering (CS) DACs. Prior art is critically analyzed. The new scheme improves the DAC linearity by improving the accuracy of the thermometer current sources. The algorithm, which controls the scheme, is described in details. A 12-bit CS DAC, with 6-6 segmentation, is implemented using the new scheme and algorithm. The DAC core is designed with 10-bit intrinsic linearity and this is improved to 12-bit level via… CONTINUE READING
    7 Citations

    Figures, Tables, and Topics from this paper

    An on-chip self-calibration method for current mismatch in D/A converters
    • 42
    • PDF
    A start-up calibration method for generic current-steering D/A converters with optimal area solution
    • 15
    Compensation and Calibration Techniques for Current-Steering DACs
    • 15
    Flexible and self-calibrating current-steering digital-to-analog converters : analysis, classification and design
    • 14
    • PDF
    Overview of Electronic Calibrations for DACs
    Smart, flexible, and future-proof data converters
    • A. van Roermund
    • 2007 18th European Conference on Circuit Theory and Design
    • 2007
    Smart AD and DA converters
    • A. Roermund, H. Hegt, +4 authors P. Quinn
    • Engineering, Computer Science
    • 2005 IEEE International Symposium on Circuits and Systems
    • 2005
    • 15

    References

    SHOWING 1-10 OF 15 REFERENCES
    A self-trimming 14-b 100-MS/s CMOS DAC
    • 152
    A 14-bit 1.8-V 20-mW 1-mm/sup 2/ CMOS DAC
    • 67
    A dual 3.4V bitstream continuous calibration CMOS D/A converter with 110 dB dynamic range
    • 4
    Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche
    • 608
    A 200MS/s 14b 97mW DAC in 0.18/spl mu/m CMOS
    • 34
    A 16b 400MS/s DAC with <-80dBc IMD to 300MHz and <-160dBm/Hz noise power spectral density
    • 105
    Matching properties of MOS transistors
    • 1,175
    • PDF
    Probability, Random Variables and Stochastic Processes
    • 10,856
    • PDF
    A 200MS/s 14b 97mW DAC in 0.18μm CMOS
    • IEEE International Solid-State Circuits Conference,
    • 2004
    Onge, “A 16b 400MS/s DAC with <- 80dBc IMD to 300MHz and <- 160dBm/Hz Noise Power Spectral Densisty
    • 2003