A Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme

@inproceedings{Radulov2004ASC,
  title={A Self-calibrating current-steering 12-bit DAC based on new 1-bit self-test scheme},
  author={Georgi I. Radulov and Patrick J. Quinn and J. A. Hegt and Arthur H. M. van Roermund},
  year={2004}
}
This paper presents a self-test self-correction scheme for segmented current steering (CS) DACs. Prior art is critically analyzed. The new scheme improves the DAC linearity by improving the accuracy of the thermometer current sources. The algorithm, which controls the scheme, is described in details. A 12-bit CS DAC, with 6-6 segmentation, is implemented using the new scheme and algorithm. The DAC core is designed with 10-bit intrinsic linearity and this is improved to 12-bit level via… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-10 of 11 references

A 1.5V 14-bit 100MS/s Self-Calibrated DAC

  • Yonghua Cong, Randall L. Geiger
  • IEEE International Solid-State Circuits…
  • 2003

Geiger , “ A 1 . 5 V 14 - bit 100 MS / s Self - Calibrated DAC ”

  • Yonghua Cong, L Randall
  • IEEE International Solid - State Circuits…
  • 2003

Onge, “A 16b 400MS/s DAC with <- 80dBc IMD to 300MHz and <- 160dBm/Hz Noise Power Spectral Densisty

  • W. Schofield, D.Mercer, L. St
  • 2003

A 14-bit 1.8-V 20-mW 1-mm2 CMOS DAC

  • Mika P. Tiilikainen
  • IEEE J. of Solid-State Circuits,
  • 2001

A Dual 3.4V Bitstream Continuous Calibration CMOS D/A Converter with 110 dB Dynamic Range

  • D.W.J. Groeneveld, H. J. Schouwenaars
  • Proc. 2nd Intern. Conf. on Advanced A-D and D-A…
  • 1994

Integrated Analog-to-Digital and Digital-to-Analog Converters

  • Rudy van de Plassche
  • Kluwer Academic Publishers
  • 1994

, Bang - Sup Song , “ A Self - Trimming 14b 100 - MS / s CMOS DAC ”

  • Alex R. Bugeja
  • IEEE J . Of Solid - State Circuits

Similar Papers

Loading similar papers…