A Scalable Instruction Queue Design Using Dependence Chains

Increasing the number of instruction queue (IQ) entries in a dynamically scheduled processor exposes more instruction-level parallelism, leading to higher performance. However, increasing a conventional IQ's physical size leads to larger latencies and slower clock speeds. We introduce a new IQ design that divides a large queue into small segments, which can… CONTINUE READING

4 Figures & Tables

Topics

Statistics

01020'03'05'07'09'11'13'15'17
Citations per Year

113 Citations

Semantic Scholar estimates that this publication has 113 citations based on the available data.

See our FAQ for additional information.