A Scalable Bandwidth-Aware Architecture for Connected Component Labeling

@inproceedings{Kumar2010ASB,
  title={A Scalable Bandwidth-Aware Architecture for Connected Component Labeling},
  author={Vikram Sampath Kumar and Kevin M. Irick and Ahmed Al-Maashri and Narayanan Vijaykrishnan},
  booktitle={ISVLSI},
  year={2010}
}

Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 12 CITATIONS

A Hardware-Efficient Method for Extracting Statistic Information of Connected Component

  • Signal Processing Systems
  • 2017
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

A flexible ASIP architecture for connected components labeling in embedded vision applications

  • 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE)
  • 2014
VIEW 4 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Single-Chip Design for Intelligent Surveillance System

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2018
VIEW 1 EXCERPT
CITES METHODS

Implementation of intelligent home appliances based on IoT

  • 2016 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)
  • 2016

Novel fast and scalable parallel union-find ASIC implementation for real-time digital image segmentation

  • IECON 2015 - 41st Annual Conference of the IEEE Industrial Electronics Society
  • 2015

A high-throughput FPGA architecture for parallel connected components analysis based on label reuse

  • 2013 International Conference on Field-Programmable Technology (FPT)
  • 2013
VIEW 2 EXCERPTS
CITES BACKGROUND

Fast FPGA-Based Multiobject Feature Extraction

  • IEEE Transactions on Circuits and Systems for Video Technology
  • 2013
VIEW 1 EXCERPT
CITES METHODS

Stream Processing of Scientific Big Data on Heterogeneous Platforms -- Image Analytics on Big Data in Motion

  • 2013 IEEE 16th International Conference on Computational Science and Engineering
  • 2013
VIEW 1 EXCERPT
CITES BACKGROUND

Similar Papers

Loading similar papers…