A Run-Time Reconfigurable ATM Switch

  title={A Run-Time Reconfigurable ATM Switch},
  author={Edson Lemos Horta and Sergio Takeo Kofuji},
This paper shows how one single-chip ATM switch developed with ASIC technology has been modified to implement a reconfigurable ATM switch in a VIRTEX FPGA. With this new approach it is possible to develop a flexible ATM switch, using partial RTR to deploy new features to the network. 

From This Paper

Figures, tables, and topics from this paper.


Publications citing this paper.
Showing 1-4 of 4 extracted citations


Publications referenced by this paper.
Showing 1-10 of 18 references

Virtex-E 1.8 v field programmable gate arrays

X. Inc
Xilinx DS022, • 2001
View 5 Excerpts
Highly Influenced

ATLAS I: A General-Purpose, Single-Chip ATM Switch with Credit- Based Flow Control

M. Katevenis, D. Serpanos, P. Vatsolaki
In Proceedings of the Hot Interconnects IV Symposium, • 1996
View 6 Excerpts
Highly Influenced

Utopia level 2; version 1.0

A. Forum
In The ATM Forum Technical Committee, • 1995
View 3 Excerpts
Highly Influenced

High-Speed DES and Triple DES Encryptor/Decryptor

V. Pasham, S. Trimberger
Xilinx XAPP270, • 2001
View 2 Excerpts

PARBIT: a tool to transform bitfiles to implement partial reconfiguration of field programmable gate arrays (fpgas)

E. Horta, J. W. Lockwood
Technical Report WUCS- 01-13, • 2001
View 2 Excerpts

Configuration and readback of Virtex FPGAs using (JTAG) boundary scan

X. Inc
Xilinx XAPP139, • 2000
View 2 Excerpts

The architecture of a reconfigurable ATM switch (RECATS)

E. L. Horta, S. T. Kofuji
In Workshop de Computação Reconfigurável, • 2000
View 1 Excerpt

Virtex configuration and readback

C. Carmichael
Xilinx XAPP138, • 1999
View 1 Excerpt

Similar Papers

Loading similar papers…