A Review on Pipe Line Analog to Digital Converter using 0.18µm CMOS Technology

  title={A Review on Pipe Line Analog to Digital Converter using 0.18µm CMOS Technology},
  author={Priya Kakaria and R. Tiwari},
  journal={International Journal of Computer Applications},
  • Priya Kakaria, R. Tiwari
  • Published 17 January 2017
  • Computer Science
  • International Journal of Computer Applications
This work describes a 12-bit pipeline ADC (Analog-toDigital Converter) for CMOS (Complementary Metal Oxide Semiconductor) that is implemented in a TSMC 0.18μm CMOS process. The proposed ADC utilizes the Threshold Inverter Quantization (TIQ) technique that uses two cascaded CMOS inverters as a comparator. the TIQ flash ADC achieves high speed, small size, low power consumption, and low voltage operation compared to other ADCs The sample and hold circuit have high Sampling rate. This Design is… 

Figures and Topics from this paper


A pipeline analogue to digital converter in 0.35 μm CMOS
  • S.W. Ross, S. Sinha
  • Engineering
    EUROCON 2007 - The International Conference on "Computer as a Tool"
  • 2007
This paper describes an 8-bit, 130 MS/s pipelined analogue to digital converter (ADC) implemented in 0.35 μm CMOS technology from Austria Microsystems (AMS). The specifications for the design
Improved power scaling issue for pipeline ADC
In this paper an improved method to design a power optimized pipeline ADC is presented. By analyzing the architecture of SHA and the dependency of power on SNR, supply voltage and sampling rate, the
A 10-bit, 20-MS/s, 35-mW pipeline A/D converter
  • T. Cho, P. Gray
  • Engineering
    Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94
  • 1994
This paper describes a 10-bit 20-MS/s pipeline A/D converter implemented in 1.2-/spl mu/m CMOS technology which achieves a power dissipation of 35 mW at full speed operation. Circuit techniques used
Low-power pipeline ADC for wireless LANs
It turns out that the proposed Nyquist-rate ADC provides a potential solution for low-power high-speed applications, e.g., wireless LANs.
A 175 Ms/s, 6 b, 160 mW, 3.3 V CMOS A/D converter
A 175 Ms/s A/D converter with a latency of one clock cycle is designed in a 0.7 /spl mu/m digital CMOS technology. The resolution of the converter is 6 b while the power dissipation is only 160 mW.
A 10-b 20-Msample/s analog-to-digital converter
A 10-b 20-Msample/s analog-to-digital converter fabricated in a 0.9- mu m CMOS technology is described. The converter uses a pipelined nine-stage architecture with fully differential analog circuits
Background calibration techniques for multistage pipelined ADCs with digital redundancy
  • Jipeng Li, U. Moon
  • Computer Science
    IEEE Trans. Circuits Syst. II Express Briefs
  • 2003
The proposed digital background calibration scheme, applicable to multistage analog-to-digital converters (ADCs), corrects the linearity errors resulting from capacitor mismatches and finite opamp gain and significantly improves the efficiency of the digital correlation.
CMOS Circuit Design, Layout, and Simulation
Regardless of one's integrated circuit (IC) design skill level, this book allows readers to experience both the theory behind, and the hands-on implementation of, complementary metal oxide semiconductor (CMOS) IC design via detailed derivations, discussions, and hundreds of design, layout, and simulation examples.
Fast ADC
A novel ADC is described, consisting in its simplest and fastest version of a parallel ADC supplying the most significant bits, plus several suitably-connected difference amplifiers in which the
A 12-bit 20MS/s 56.3mW Pipelined ADC with Interpolation-Based Nonlinea Calibration Jie Yuan
  • Student Member
  • 2011