A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip
@article{Mittal2012ARF, title={A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip}, author={S. Mittal and Nitin}, journal={ArXiv}, year={2012}, volume={abs/1202.0613} }
Now days, manufacturers are focusing on increasing the concurrency in multiprocessor system-on-a-chip (MPSoC) architecture instead of increasing clock speed, for embedded systems. Traditionally lock-based synchronization is provided to support concurrency; as managing locks can be very difficult and error prone. Transactional memories and lock based systems have been extensively used to provide synchronization between multiple processors (1) in general-purpose systems. It has been shown that… CONTINUE READING
References
SHOWING 1-10 OF 32 REFERENCES
A hardware/software framework for supporting transactional memory in a MPSoC environment
- Computer Science
- CARN
- 2007
- 19
- PDF
The common case transactional behavior of multithreaded programs
- Computer Science
- The Twelfth International Symposium on High-Performance Computer Architecture, 2006.
- 2006
- 108
- Highly Influential
- PDF
Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications
- Computer Science
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- 2008
- 21
- PDF
Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies
- Engineering, Computer Science
- 2006 43rd ACM/IEEE Design Automation Conference
- 2006
- 52
- PDF
Transactional memory coherence and consistency
- Computer Science
- Proceedings. 31st Annual International Symposium on Computer Architecture, 2004.
- 2004
- 763
- PDF
Energy efficient synchronization techniques for embedded architectures
- Computer Science
- GLSVLSI '08
- 2008
- 19
- PDF
Selective cache ways: on-demand cache resource allocation
- Computer Science
- MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture
- 1999
- 771
- PDF