A Regular Layout for Parallel Adders

@article{Brent1982ARL,
  title={A Regular Layout for Parallel Adders},
  author={Richard P. Brent and H. T. Kung},
  journal={IEEE Transactions on Computers},
  year={1982},
  volume={C-31},
  pages={260-264}
}
With VLSI architecture, the chip area and design regularity represent a better measure of cost than the conventional gate count. We show that addition of n-bit binary numbers can be performed on a chip with a regular layout in time proportional to log n and with area proportional to n. 
View on IEEE
maths-people.anu.edu.au
1,147 Citations
Highly Influential Citations
82
Background Citations
280
Methods Citations
218
Results Citations
8

1,147 Citations

Citation Type

Citation Type

Design of quaternary serial and parallel adders
TLDR
This paper provides the necessary equations required to design a full adder in quaternary logic system and provides the design of a logarithmic stage parallel adder which can compute the carries within log2(n) time delay for n qudits. Expand
Design and Characterization of Parallel Prefix Adders
The binary adder is the critical element in most digital circuit designs including digital signal processors (DSP) and microprocessor data path units. As such, extensive research continues to be… Expand
On the design and analysis of quaternary serial and parallel adders
TLDR
This paper provides the necessary equations required to design a full adder in quaternary logic system and provides the design of a logarithmic stage parallel adder which can compute the carries within log2(n) time delay for n qudits. Expand
VLSI implementation of a 32-bit Kozen formulation Ladner/Fischer parallel prefix adder
  • K. J. Janik, Shih-Lien Lu
  • Computer Science
  • Proceedings of Eighth International Application Specific Integrated Circuits Conference
  • 1995
TLDR
The parallel prefix adder is ideally suited for use in VLSI applications because it has a regular structure with very limited fan-out and has depth O(log n) and area O(n). Expand
AN EFFICIENT ARCHITECTURE FOR PARALLEL ADDERS
TLDR
This paper presents an efficient structure for Parallel adders with fast performance and structure and fast performance makes them particularly attractive for VLSI implementations. Expand
The VLSI Complexity of Sorting
  • Thompson
  • Computer Science
  • IEEE Transactions on Computers
  • 1983
The area-time complexity of sorting is analyzed under an updated model of VLSI computation. The new model makes a distinction between "processing" circuits and "memory" circuits; the latter are less… Expand
Area-time efficient arithmetic elements for VLSI systems
  • Ramautar Sharma
  • Mathematics, Computer Science
  • 1987 IEEE 8th Symposium on Computer Arithmetic (ARITH)
  • 1987
TLDR
Algorithms for the high speed binary arithmetic operations of addition and multiplication in a VLSI environment are analyzed for area-time efficiency and solutions that yield area- time efficient practical implementations of these arithmetic functions are described. Expand
An area-time efficient NMOS adder
A model of computation for VLSI systems has been developed based on the Mead and Conway approach. This model accommodates the fan-out dependency in NMOS technology. Based on this model, a method for… Expand
Time-Optimal Design of a CMOS Adder
  • Belle W. Y. Wei
  • Computer Science
  • Nineteeth Asilomar Conference on Circuits, Systems and Computers, 1985.
  • 1985
TLDR
This paper defines a family of adders, based on a modular design, and formulate the adder design as a dynamic programming problem, optimizing with respect to time, and has found the fastest 32-bit CMOS adder in this design family. Expand
A unified design space for regular parallel prefix adders
  • M. Ziegler, M. Stan
  • Computer Science
  • Proceedings Design, Automation and Test in Europe Conference and Exhibition
  • 2004
We consider sparsity, fanout, and radix as three dimensions in the design space of regular parallel prefix adders and present a unified formalism to describe such structures.
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 18 REFERENCES
The Area-Time Complexity of Binary Multiplication
TLDR
By using a model of computation which is a realistic approx~mauon to current and anucipated LSI or VLSI technology, it is shown that A T 2.0 is shown to be the time required to perform multtphcaUon of n-bit binary numbers on a chip. Expand
The chip complexity of binary arithmetic
TLDR
Lower and upper bounds on the area-time complexity for chips that implement binary arithmetic are derived, assuming a model of computation which is intended to approximate, current and anticipated LSI or VLSI technology. Expand
Area-Efficient VLSI Computation
TLDR
The two parts of this thesis address the contribution of communication to the performance and area of an integrated circuit, and provide mathematical views of an engineering discipline: techniques of theoretical computer science--e.g., divide and conquer, automata theory, asymptotic analysis--applied to integrated circuit computation. Expand
On the Addition of Binary Numbers
  • R. Brent
  • Mathematics, Computer Science
  • IEEE Transactions on Computers
  • 1970
An upper bound is derived for the time required to add numbers modulo 2n, using circuit elements with a limited fan-in and unit delay, and assuming that all numbers have the usual binary encoding.… Expand
Area-Time Complexity for VLSI
The complexity of the Discrete Fourier Transform (DFT) is studied with respect to a new model of computation appropr ia le to VLSI technology. This model focuses on two key parameters, the amount of… Expand
On the Time Required to Perform Addition
TLDR
If the group operation is adding integers modulo t~, it is shown that the lower bound behaves as log log a(t~), where a(,) is the largest power of a prime which divides ~.4bslracl. Expand
A Survey of Some Recent Contributions to Computer Arithmetic
  • H. Garner
  • Mathematics, Computer Science
  • IEEE Transactions on Computers
  • 1976
This paper surveys some recent contributions to computer arithmetic. The survey includes floating-point arithmetic, nonstandard number systems, and the generation of elementary functions. The design… Expand
Computer Architecture: A Quantitative Approach
This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important… Expand
A regular layout for parallel adders
  • IEEE Transactions on Computers
  • 1982
Introduction to VLSI
  • 1980
...
1
2
...