# A Regular Layout for Parallel Adders

@article{Brent1982ARL, title={A Regular Layout for Parallel Adders}, author={Richard P. Brent and H. T. Kung}, journal={IEEE Transactions on Computers}, year={1982}, volume={C-31}, pages={260-264} }

With VLSI architecture, the chip area and design regularity represent a better measure of cost than the conventional gate count. We show that addition of n-bit binary numbers can be performed on a chip with a regular layout in time proportional to log n and with area proportional to n.

## 1,151 Citations

Design of quaternary serial and parallel adders

- Computer ScienceInternational Conference on Electrical & Computer Engineering (ICECE 2010)
- 2010

This paper provides the necessary equations required to design a full adder in quaternary logic system and provides the design of a logarithmic stage parallel adder which can compute the carries within log2(n) time delay for n qudits.

Design and Characterization of Parallel Prefix Adders

- Computer Science
- 2019

The binary adder is the critical element in most digital circuit designs including digital signal processors (DSP) and microprocessor data path units. As such, extensive research continues to be…

On the design and analysis of quaternary serial and parallel adders

- Computer ScienceTENCON 2010 - 2010 IEEE Region 10 Conference
- 2010

This paper provides the necessary equations required to design a full adder in quaternary logic system and provides the design of a logarithmic stage parallel adder which can compute the carries within log2(n) time delay for n qudits.

VLSI implementation of a 32-bit Kozen formulation Ladner/Fischer parallel prefix adder

- Computer ScienceProceedings of Eighth International Application Specific Integrated Circuits Conference
- 1995

The parallel prefix adder is ideally suited for use in VLSI applications because it has a regular structure with very limited fan-out and has depth O(log n) and area O(n).

AN EFFICIENT ARCHITECTURE FOR PARALLEL ADDERS

- Computer Science
- 2012

This paper presents an efficient structure for Parallel adders with fast performance and structure and fast performance makes them particularly attractive for VLSI implementations.

The VLSI Complexity of Sorting

- Computer ScienceIEEE Transactions on Computers
- 1983

The area-time complexity of sorting is analyzed under an updated model of VLSI computation. The new model makes a distinction between "processing" circuits and "memory" circuits; the latter are less…

Area-time efficient arithmetic elements for VLSI systems

- Computer Science1987 IEEE 8th Symposium on Computer Arithmetic (ARITH)
- 1987

Algorithms for the high speed binary arithmetic operations of addition and multiplication in a VLSI environment are analyzed for area-time efficiency and solutions that yield area- time efficient practical implementations of these arithmetic functions are described.

A unified design space for regular parallel prefix adders

- Computer ScienceProceedings Design, Automation and Test in Europe Conference and Exhibition
- 2004

We consider sparsity, fanout, and radix as three dimensions in the design space of regular parallel prefix adders and present a unified formalism to describe such structures.

A New Class of Adder for RNS

- Computer Science
- 2007

The algebraic properties of such moduli are exploited in the derivation of the proposed fast adder architecture and show that the adder significantly outperforms the most competitive generic modular adder design over the entirety of the power-delay-area space.

## References

SHOWING 1-10 OF 17 REFERENCES

The Area-Time Complexity of Binary Multiplication

- Computer ScienceJACM
- 1981

By using a model of computation which is a realistic approx~mauon to current and anucipated LSI or VLSI technology, it is shown that A T 2.0 is shown to be the time required to perform multtphcaUon of n-bit binary numbers on a chip.

The chip complexity of binary arithmetic

- Computer ScienceSTOC '80
- 1980

Lower and upper bounds on the area-time complexity for chips that implement binary arithmetic are derived, assuming a model of computation which is intended to approximate, current and anticipated LSI or VLSI technology.

Area-Efficient VLSI Computation

- Computer Science
- 1983

The two parts of this thesis address the contribution of communication to the performance and area of an integrated circuit, and provide mathematical views of an engineering discipline: techniques of theoretical computer science--e.g., divide and conquer, automata theory, asymptotic analysis--applied to integrated circuit computation.

On the Addition of Binary Numbers

- Computer ScienceIEEE Transactions on Computers
- 1970

An upper bound is derived for the time required to add numbers modulo 2n, using circuit elements with a limited fan-in and unit delay, and assuming that all numbers have the usual binary encoding.…

Area-Time Complexity for VLSI

- Computer ScienceSTOC
- 1979

The complexity of the Discrete Fourier Transform (DFT) is studied with respect to a new model of computation appropr ia le to VLSI technology. This model focuses on two key parameters, the amount of…

On the Time Required to Perform Addition

- Computer Science, MathematicsJACM
- 1965

If the group operation is adding integers modulo t~, it is shown that the lower bound behaves as log log a(t~), where a(,) is the largest power of a prime which divides ~.4bslracl.

A Survey of Some Recent Contributions to Computer Arithmetic

- Computer ScienceIEEE Transactions on Computers
- 1976

This paper surveys some recent contributions to computer arithmetic. The survey includes floating-point arithmetic, nonstandard number systems, and the generation of elementary functions. The design…

Computer Architecture: A Quantitative Approach

- Computer Science
- 1969

This best-selling title, considered for over a decade to be essential reading for every serious student and practitioner of computer design, has been updated throughout to address the most important…