A Reduced Complexity Wallace Multiplier Reduction

@article{Waters2010ARC,
  title={A Reduced Complexity Wallace Multiplier Reduction},
  author={Ron S. Waters and Earl E. Swartzlander},
  journal={IEEE Transactions on Computers},
  year={2010},
  volume={59},
  pages={1134-1137}
}
Wallace high-speed multipliers use full adders and half adders in their reduction phase. Half adders do not reduce the number of partial product bits. Therefore, minimizing the number of half adders used in a multiplier reduction will reduce the complexity. A modification to the Wallace reduction is presented that ensures that the delay is the same as for the conventional Wallace reduction. The modified reduction method greatly reduces the number of half adders; producing implementations with… CONTINUE READING
Highly Influential
This paper has highly influenced 12 other papers. REVIEW HIGHLY INFLUENTIAL CITATIONS
Highly Cited
This paper has 209 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.
Showing 1-10 of 52 citations

210 Citations

0204060'13'15'17'19
Citations per Year
Semantic Scholar estimates that this publication has 210 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-7 of 7 references

MATLAB based Wallace and Modified Wallace Multiplier Generator Programs, http:\\ronwaters.com

  • R. S. Waters
  • IEEE TRANSACTIONS ON COMPUTERS,
  • 2007
1 Excerpt

A Comparison of Dadda and Wallace Multiplier Delays

  • W. J. Townsend, E. E. Swartzlander, J. A. Abraham
  • Proc. SPIE, Advanced Signal Processing Algorithms…
  • 2003
1 Excerpt