A RISC architecture for 2DLNS-based signal processing