A Power Management Unit with Continuous Co-Locking of Clock Frequency and Supply Voltage for Dynamic Voltage and Frequency Scaling

@article{Lee2007APM,
  title={A Power Management Unit with Continuous Co-Locking of Clock Frequency and Supply Voltage for Dynamic Voltage and Frequency Scaling},
  author={Jeabin Lee and Byeong-Gyu Nam and Seong-Jun Song and Namjun Cho and Hoi-Jun Yoo},
  journal={2007 IEEE International Symposium on Circuits and Systems},
  year={2007},
  pages={2112-2115}
}
A power management unit (PMU) architecture is proposed for the domain-specific low power management with dynamic voltage and frequency scaling. The PMU continuously co-locks and dynamically varies the supply voltage and the clock frequency from 89 MHz to 200 MHz and from 1.0 V to 1.8 V, respectively, in less than 40mus. A 32bit RISC processor is used as power management target device. The PMU, 0.36mm2 with 0.18-mum CMOS process, consumes 5mW, and shows -100dBm/Hz phase noise of clock and 160mV… CONTINUE READING

Similar Papers

Citations

Publications citing this paper.
SHOWING 1-4 OF 4 CITATIONS

Design of a capacitorless low-dropout voltage regulator with fast load regulation in 130nm CMOS

  • 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012)
  • 2012
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

ELEON3LP - Superscalar and low-power enhancements of single issue general purpose processor model

  • Microprocessors and Microsystems - Embedded Hardware Design
  • 2013
VIEW 1 EXCERPT
CITES BACKGROUND

A dynamic calibration scheme for on-chip process and temperature variations

  • 2011 IEEE International Symposium of Circuits and Systems (ISCAS)
  • 2011
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.