A Power-Aware Prediction-Based Cache Coherence Protocol for Chip Multiprocessors

Abstract

Snoopy cache coherence protocols broadcast requests to all nodes, reducing the latency of cache to cache transfer misses at the expense of increasing interconnect power. We propose speculative supplier identification (SSI) to reduce power dissipation in binary tree interconnects in snoopy cache coherence implementations. In SSI, instead of broadcasting a… (More)
DOI: 10.1109/IPDPS.2007.370533

Topics

10 Figures and Tables

Cite this paper

@article{Atoofian2007APP, title={A Power-Aware Prediction-Based Cache Coherence Protocol for Chip Multiprocessors}, author={Ehsan Atoofian and Amirali Baniasadi}, journal={2007 IEEE International Parallel and Distributed Processing Symposium}, year={2007}, pages={1-8} }