A Pipelined Memory Architecture for High Throughput Network Processors

@inproceedings{Sherwood2003APM,
  title={A Pipelined Memory Architecture for High Throughput Network Processors},
  author={Timothy Sherwood and George Varghese and Brad Calder},
  booktitle={ISCA},
  year={2003}
}
Designing ASICs for each new generation of backbone routers is a time intensive and fiscally draining process. In this paper we focus on the design of a programmable architecture for backbone routers, based on the manipulation of wide irregular memory words, that can provide a feasible design alternative to custom ASICs. We propose a pipelined memory design that emphasizes worst-case throughput over latency, and co-explore architectural tradeoffs with the design of several important network… CONTINUE READING
Highly Cited
This paper has 82 citations. REVIEW CITATIONS

Citations

Publications citing this paper.

83 Citations

0510'05'08'11'14'17
Citations per Year
Semantic Scholar estimates that this publication has 83 citations based on the available data.

See our FAQ for additional information.

Similar Papers

Loading similar papers…