A Pipeline Chip for Quasi Arithmetic Coding

@inproceedings{Wiseman2001APC,
  title={A Pipeline Chip for Quasi Arithmetic Coding},
  author={Yair Wiseman},
  year={2001}
}
A combination of a software and a systolic hardware implementation for the Quasi Arithmetic compression algorithm is presented. The hardware is implemented as a pipeline hardware implementation. The implementation doesn’t change the the algorithm. It just split it into two parts. The combination of parallel software and pipeline hardware can give very fast compression without decline of the compression efficiency. key words: pipeline structure, compression, arithmetic coding, 
Highly Cited
This paper has 62 citations. REVIEW CITATIONS
39 Citations
35 References
Similar Papers

Citations

Publications citing this paper.

63 Citations

051015'09'11'13'15'17
Citations per Year
Semantic Scholar estimates that this publication has 63 citations based on the available data.

See our FAQ for additional information.

References

Publications referenced by this paper.
Showing 1-10 of 35 references

The design and analysis of efficient lossless data compression systems,

  • P. G. Howard
  • Ph.D. Thesis, pp.7–34,
  • 1993
Highly Influential
11 Excerpts

and W

  • H. Lekatsas, J. Henkel
  • Wolf, “Arithmetic coding for low power embedded…
  • 2000
1 Excerpt

A pipeline structure for the sequential Boltzmann machine,

  • H. Zhu, M. Sasaki, T. Inoue
  • IEICE Trans. Fundamentals, vol.E82-A,
  • 1999
1 Excerpt

Similar Papers

Loading similar papers…