A Parallel Architecture Design of Low Power Divide by N using Transmission Gate Logic Circuit


This paper discusses the low supply voltage area and power optimize counter design using deep sub micron technology. The flip flop circuit design with less number of transistors which uses pass transistor base transmission gate logic. Design using transmission gate reduces the stray capacitances. The design circuit enhances the working frequency due to the… (More)

1 Figure or Table


  • Presentations referencing similar topics