A Parallel ASIC Architecture for Efficient Fractal Image Coding

  title={A Parallel ASIC Architecture for Efficient Fractal Image Coding},
  author={Kevin P. Acken and Mary Jane Irwin and Robert Michael Owens},
  journal={Journal of VLSI signal processing systems for signal, image and video technology},
  • K. Acken, M. J. Irwin, R. Owens
  • Published 1998
  • Computer Science
  • Journal of VLSI signal processing systems for signal, image and video technology
Fractal image coding is a compression technique with many promising features, but it has been primarily placed in the class of archival coding algorithms due to its computationally expensive encoding algorithm. Though fractal coding has been extensively optimized for speed, it is still not practical for real-time applications on most sequential machines. The problem with fractal coding lies in the large amount of pixel block comparisons that are required, which makes fractal coding better… Expand
Low-Delay Parallel Architecture for Fractal Image Compression
An efficient hardware architecture for implementing fractal image compression (FIC) algorithm aimed toward image compression with improved encoding speed and utilizes the benefits of isometric transformation without requiring additional cycles for every single matching operation. Expand
VHDL design for hardware assistance of fractal image compression
Simulations of the design suggest that an actual hardware implementation would be about one thousand times faster than a general purpose microprocessor based on similar IC technology, reducing the time required to optimally compress a 256 X 256 image using 8 X 8 range blocks from a few minutes to a fraction of a second. Expand
High-speed implementation of fractal image compression in low cost FPGA
A new parallel architecture with bit-width reduction scheme is implemented and it is demonstrated that this firmware is competitive when compared to other existing hardware with PSNR averaging at 29.9źdB, 5.82% compression efficiency and a runtime equivalent to video speed of 101 frames per second (fps). Expand
High-Speed Fractal Image Compression Featuring Deep Data Pipelining Strategy
Experimental results suggest that the proposed architecture is able to encode a $1024\times 1024$ size image in 10.8 ms with PSNR and CR averaging at 27 dB and 34:1, respectively, which is comparable to the state-of-the-art fractal processors. Expand
Hardware Architecture of a Decoder for Fractal Image Compression
This paper has proposed efficient hardware of a decoder for the fractal image compression and Controlled parallelism has been incorporated to speed up the decoding process. Expand
Real-time implementation of Fractal Image Compression in low cost FPGA
A new parallel architecture is proposed for implementing a full-search FIC coding synthesized on a low-cost FPGA and optimized at circuit level in order to achieve a near real-time operation. Expand
Hardware implementation of quadtree based fractal image decoder
This paper presents a simple hardware architecture for quadtree(QT) partitioning based fractal image decoder that spends less than 3 ms to decode a image of size 256 × 256 with average image quality exceeding 33dB. Expand
VLSI design of fast fractal image encoder
A fast search based architecture for fractal image encoder, which efficiently exploits parallelism, is proposed, which can be considered as a successful approach for real time application for image compression. Expand
Acceleration of Fractal Image Compression Using the Hardware-Software Co-design Methodology
A Hardware-Software Co-Design (HSC) of FIC which improves the compression time, obtaining an acceleration factor between 6.6 and 8.5. Expand
Real time fractal image coder based on characteristic vector matching
A classification scheme is presented which allows the hardware implementation of the fractal coder based on binary classification of domain and range blocks which increases the processing speed and reduces the power consumption while the qualities of the reconstructed images are comparable with those of the available software techniques. Expand


An architectural design for parallel fractal compression
This paper takes a known quad-tree fractal encoding algorithm and design an ASIC parallel image processing array that can encode reasonably sized gray-scale images in real-time and includes novel optimizations that result in speed improvements at the algorithmic, architectural, and circuit levels. Expand
Image coding based on a fractal theory of iterated contractive image transformations
  • A. Jacquin
  • Mathematics, Computer Science
  • IEEE Trans. Image Process.
  • 1992
The author proposes an independent and novel approach to image coding, based on a fractal theory of iterated transformations, that relies on the assumption that image redundancy can be efficiently exploited through self-transformability on a block-wise basis and approximates an original image by a Fractal image. Expand
Fractal image compression via nearest neighbor search
In fractal image compression the encoding step is computationally expensive. A large number of sequential searches through a list of domains (portions of the image) are carried out while trying toExpand
Fractal image compression
Data compression with fractals is an approach to reach high compression ratios for large data streams related to images, at a cost of large amounts of computation. Expand
Design of an ASIC architecture for high speed fractal image compression
The design and performance evaluation of an ASIC dedicated to fractal image compression and the obtained speed-up is 300 times with respect to the direct execution of the compression algorithm on a 100 MHz Pentium platform. Expand
A micro-grained VLSI signal processor
  • M. J. Irwin, R. Owens
  • Computer Science
  • [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing
  • 1992
A very-fine-grain, VLSI processor is described, which maintains both a high degree of flexibility and fine grainness by reducing each processing cell to a small RAM and several multiplexers. Expand
Two's Complement Pipeline Multipliers
  • R. Lyon
  • Computer Science
  • IEEE Trans. Commun.
  • 1976
This concise paper addresses the design of multipliers capable of accepting data in 2's complement notation, or both data and coefficients in 1's complement shorthand, and considers multiplier recoding techniques, such as the Booth algorithm. Expand
Fractal Image Compression
This paper begins by presenting a simple explanation of the main ideas in fractal image compression. It then presents a brief discussion of the current state of the art along with some resultsExpand
Fractals everywhere
Focusing on how fractal geometry can be used to model real objects in the physical world, this up-to-date edition featurestwo 16-page full-color inserts, problems and tools emphasizing fractalExpand