A Novel Synthetic Traffic Pattern for Power/Performance Analysis of Network-on-Chips Using Negative Exponential Distribution

@article{Rahmani2009ANS,
  title={A Novel Synthetic Traffic Pattern for Power/Performance Analysis of Network-on-Chips Using Negative Exponential Distribution},
  author={Amir-Mohammad Rahmani and Ali Afzali-Kusha and Massoud Pedram},
  journal={J. Low Power Electronics},
  year={2009},
  volume={5},
  pages={396-405}
}
In this paper, we present an empirically-derived synthetic traffic model based on the Negative Exponential Distribution (NED) for homogenous and heterogeneous Network-on-chips (NoCs) with any dimensionality. Compared to conventional synthetic traffic profiles, this synthetic traffic profile accurately captures key statistical behavior of realistic traces obtained by running different applications on Network-on-chips. To assess the usefulness of this new NoC traffic model, the average packet… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 29 CITATIONS

A Novel Topology-Independent Router Architecture to Enhance Reliability and Performance of Networks-on-Chip

  • 2011 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems
  • 2011
VIEW 7 EXCERPTS
CITES METHODS

Enhancing Performance of 3D Interconnection Networks using Efficient Multicast Communication Protocol

  • 2013 21st Euromicro International Conference on Parallel, Distributed, and Network-Based Processing
  • 2013
VIEW 5 EXCERPTS
CITES METHODS

LastZ: An Ultra Optimized 3D Networks-on-Chip Architecture

  • 2011 14th Euromicro Conference on Digital System Design
  • 2011
VIEW 4 EXCERPTS
CITES METHODS

References

Publications referenced by this paper.
SHOWING 1-10 OF 32 REFERENCES

Theory and applications of long-range dependence. Birkhäuser, ISBN: 0817641688

P. Doukhan
  • 2002
VIEW 10 EXCERPTS
HIGHLY INFLUENTIAL

Networks on Chips: A New SoC Paradigm

VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

EvoMP: a novel MPSoC architecture with evolvable task decomposition and scheduling

Sh.Vakili
  • will be appear in IET Computers & Digital Techniques (2009).
  • 2009
VIEW 2 EXCERPTS

Regional congestion awareness for load balance in networks-on-chip

  • 2008 IEEE 14th International Symposium on High Performance Computer Architecture
  • 2008
VIEW 1 EXCERPT

A Heuristic Energy Aware Application Mapping Algorithm for Network on Chip

A. Mehran
  • Proceedings of IP Based SoC Design Conference & Exhibition (2006), pp. 289-294.
  • 2006

A Survey of Research and Practices of Network-on-Chip

T. Bjerregaard
  • ACM Computing Surveys (2006), Vol. 38, No. 1, pp. 1-51.
  • 2006
VIEW 1 EXCERPT

Networks on chips - technology and tools

  • The Morgan Kaufmann series in systems on silicon
  • 2006
VIEW 1 EXCERPT