A Novel Mechanism for Effective Hardware Task Preemption in Dynamically Reconfigurable Systems

@article{Jozwik2010ANM,
  title={A Novel Mechanism for Effective Hardware Task Preemption in Dynamically Reconfigurable Systems},
  author={Krzysztof Jozwik and Hiroyuki Tomiyama and Shinya Honda and Hiroaki Takada},
  journal={2010 International Conference on Field Programmable Logic and Applications},
  year={2010},
  pages={352-355}
}
Extending the idea of preemptive multitasking to DPRS (Dynamic Partial Reconfiguration Systems) has far-reaching implications as many mechanisms supporting the concept, such as context saving and restoring, have to be built practically from scratch. This paper addresses previously neglected issues, related to design of effective preemption mechanisms for Flip-Flop-based and RAM-based hardware tasks. Furthermore, a very efficient and complete solution to hardware task preemption for Virtex4… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 18 CITATIONS

Preemptive Hardware Multitasking in ReconOS

VIEW 5 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Hardware Context Switching on FPGAs

VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Comparison of Preemption Schemes for Partially Reconfigurable FPGAs

VIEW 6 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Co-Scheduling Persistent Periodic and Dynamic Aperiodic Real-Time Tasks on Reconfigurable Platforms

  • IEEE Transactions on Multi-Scale Computing Systems
  • 2018
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

References

Publications referenced by this paper.
SHOWING 1-8 OF 8 REFERENCES

Context saving and restoring for multitasking in reconfigurable systems

  • International Conference on Field Programmable Logic and Applications, 2005.
  • 2005
VIEW 6 EXCERPTS
HIGHLY INFLUENTIAL

New OPBHWICAP Interface for Realtime Partial Reconfiguration of FPGA

  • 2009 International Conference on Reconfigurable Computing and FPGAs
  • 2009
VIEW 1 EXCERPT

A multi-platform controller allowing for maximum Dynamic Partial Reconfiguration throughput

  • 2008 International Conference on Field Programmable Logic and Applications
  • 2008
VIEW 1 EXCERPT

Hardware preemptive multitasking mechanism based on scan-path register structure for fpga-based reconfigurable systems

S. Jovanovic
  • AHS, 2007.
  • 2007
VIEW 2 EXCERPTS

Real-time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration

  • Proceedings. SBCCI 2004. 17th Symposium on Integrated Circuits and Systems Design (IEEE Cat. No.04TH8784)
  • 2004
VIEW 1 EXCERPT

Preemptive multitasking on FPGAs

  • Proceedings 2000 IEEE Symposium on Field-Programmable Custom Computing Machines (Cat. No.PR00871)
  • 2000
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…