Corpus ID: 43043339

A Novel Full Adder with High Speed Low Area

@inproceedings{Kishore2011ANF,
  title={A Novel Full Adder with High Speed Low Area},
  author={G. S. Kishore},
  year={2011}
}
  • G. S. Kishore
  • Published 2011
  • Engineering
  • In most of the digital systems adder lies in the critical path that effects the overall speed of the system. So enhancing the performance of the 1-bit full adder cell is the main design aspect. The paper proposes the novel design of a 3T XOR gate combining complementary CMOS with pass transistor logic. The design has been compared with earlier proposed 4T and 6T XOR gates and a significant improvement in silicon area and power-delay product has been obtained. An eight transistor full adder has… CONTINUE READING
    17 Citations

    Figures from this paper

    Relative Performance Analysis of Different CMOS Full Adder Circuits
    • 1
    A 4-bit CMOS full adder of 1-bit hybrid 13T adder with a new SUM circuit
    • 5
    Area, Delay And Power Comparison Of Adder Topologies
    • 135
    • PDF
    Comparative analysis of 10T and 14T full adder at 45nm technology
    • 9
    Comparative Analysis of 28 T Full Adder with 14 T Full Adder using 180 nm
    • PDF

    References

    SHOWING 1-10 OF 18 REFERENCES
    Design and analysis of low-power 10-transistor full adders using novel XOR-XNOR gates
    • 317
    Design and analysis of 10-transistor full adders using novel XOR-XNOR gates
    • H. Bui, A. Al-Sheraidah, Yuke Wang
    • Computer Science
    • WCC 2000 - ICSP 2000. 2000 5th International Conference on Signal Processing Proceedings. 16th World Computer Congress 2000
    • 2000
    • 72
    The novel efficient design of XOR/XNOR function for adder applications
    • K. Cheng, Chih-Sheng Huang
    • Computer Science
    • ICECS'99. Proceedings of ICECS '99. 6th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.99EX357)
    • 1999
    • 39
    Performance analysis of low-power 1-bit CMOS full adder cells
    • 484
    • PDF
    A new cell for low power adders
    • E. Abu-Shama, M. Bayoumi
    • Computer Science
    • 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96
    • 1996
    • 120
    Low-voltage low-power CMOS full adder
    • 311
    A 14-transistor CMOS full adder with full voltage-swing nodes
    • M. Vesterbacka
    • Computer Science
    • 1999 IEEE Workshop on Signal Processing Systems. SiPS 99. Design and Implementation (Cat. No.99TH8461)
    • 1999
    • 131
    New low-voltage circuits for XOR and XNOR
    • Hanho Lee, G. Sobelman
    • Computer Science
    • Proceedings IEEE SOUTHEASTCON '97. 'Engineering the New Century'
    • 1997
    • 37