A Novel Fault Tolerant Reversible Gate For Nanotechnology Based Systems

@inproceedings{Haghparast2008ANF,
  title={A Novel Fault Tolerant Reversible Gate For Nanotechnology Based Systems},
  author={Majid Haghparast and Keivan Navi},
  year={2008}
}
This paper proposes a novel reversible logic gate, NFT. It is a parity preserving reversible logic gate, that is, the parity of the outputs matches that of the inputs. We demonstrate that the NFT gate can implement all Boolean functions. It renders a wide class of circuit faults readily detectable at the circuit’s outputs. The proposed parity preserving reversible gate, allows any fault that affects no more than a single signal to be detectable at the circuit’s primary outputs. The NFT gate can… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 74 CITATIONS

Fault Detection in Parity Preserving Reversible Circuits

  • 2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL)
  • 2016
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Design of fast fault tolerant reversible signed multiplier

  • 2012
VIEW 5 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Synthesis of Fault Tolerant Reversible Logic Circuits

  • 2009 IEEE Circuits and Systems International Conference on Testing and Diagnosis
  • 2009
VIEW 5 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Optimised reversible divider circuit

VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

A novel nanometric fault tolerant reversible divider

VIEW 7 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

FILTER CITATIONS BY YEAR

2008
2019

CITATION STATISTICS

  • 13 Highly Influenced Citations

  • Averaged 4 Citations per year over the last 3 years

References

Publications referenced by this paper.
SHOWING 1-10 OF 14 REFERENCES

Fault-Tolerant Reversible Circuits

  • 2006 Fortieth Asilomar Conference on Signals, Systems and Computers
  • 2006
VIEW 19 EXCERPTS
HIGHLY INFLUENTIAL

A novel approach for online testable reversible logic circuit design

P VasudevanD., P. K. Lala, J. P. Parkerson
  • Proceedings of the 13 Asian Test Symposium (ATS
  • 2004
VIEW 2 EXCERPTS

On universality of general reversible multiple-valued logic gates

  • Proceedings. 34th International Symposium on Multiple-Valued Logic
  • 2004
VIEW 1 EXCERPT

Approach to the design of parity-checked arithmetic circuits

  • Conference Record of the Thirty-Sixth Asilomar Conference on Signals, Systems and Computers, 2002.
  • 2002

Design of full adder with reversible gate

M H.AzadKhanMd.
  • International Conference on Computer and Information Technology,
  • 2002
VIEW 2 EXCERPTS

Reversible Logic

M Perkowski, P Kerntopf
  • Invited tutorial, Proc. EURO-MICRO,
  • 2001
VIEW 2 EXCERPTS

Irreversibility and heat generation in the computing process

  • IBM Journal of Research and Development
  • 2000
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…