A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified Booth Algorithm
@inproceedings{Bala2011ANV, title={A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified Booth Algorithm}, author={P. Bala and S. Raghavendra}, year={2011} }
In a VLSI system, the pipeline architecture of high-speed modified Booth multipliers are used. The proposed multiplier circuits are based on the modified Booth algorithm. The pipeline technique which are the most widely used to accelerate the multiplication speed. To implement the optimally pipelined multipliers, many kinds of experiments have been conducted. The speed of the multipliers is greatly improved by properly deciding the number of pipeline stages and the positions for the pipeline… CONTINUE READING
Figures and Tables from this paper
12 Citations
Design of high speed multiplier using modified booth algorithm with hybrid carry look-ahead adder
- Computer Science
- 2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT)
- 2016
- 23
- Highly Influenced
- PDF
FPGA realisation of multiplierless FIR filter architectures
- Mathematics
- 2015 3rd International Conference on Signal Processing, Communication and Networking (ICSCN)
- 2015
Design and performance analysis of Multiply-Accumulate (MAC) unit
- Computer Science
- 2014 International Conference on Circuits, Power and Computing Technologies [ICCPCT-2014]
- 2014
- 13
Techniques for the Design of High Speed and Low Power MAC Unit: A Sate-of-the-art Review
- Computer Science
- 2016
- PDF
Novel transistor level realization of ultra low power high-speed adiabatic Vedic multiplier
- Computer Science
- 2013 International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s)
- 2013
- 7
A new binary arithmetic for finite-word-length linear controllers: MEMS applications
- Computer Science
- 2014 9th International Design and Test Symposium (IDT)
- 2014
- 1
- PDF
References
SHOWING 1-5 OF 5 REFERENCES
A fast parallel multiplier-accumulator using the modified Booth algorithm
- Computer Science
- 2000
- 145
- Highly Influential
Modified Booth Multipliers With a Regular Partial Product Array
- Mathematics, Computer Science
- IEEE Transactions on Circuits and Systems II: Express Briefs
- 2009
- 184
Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas
- 2004
- 425
- Highly Influential
- PDF
Information Technology-Coding of Moving Picture and Associated Autio, MPEG-2 Draft International Standard
- 1994