A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified Booth Algorithm

  title={A New VLSI Architecture of Parallel Multiplier–Accumulator Based on Radix-2 Modified Booth Algorithm},
  author={Phalguni Bala and S. Raghavendra},
In a VLSI system, the pipeline architecture of high-speed modified Booth multipliers are used. The proposed multiplier circuits are based on the modified Booth algorithm. The pipeline technique which are the most widely used to accelerate the multiplication speed. To implement the optimally pipelined multipliers, many kinds of experiments have been conducted. The speed of the multipliers is greatly improved by properly deciding the number of pipeline stages and the positions for the pipeline… 

Figures and Tables from this paper

An Approximate Multiplier-Accumulator Based on Radix-4 Modified Booth Algorithm

This paper has proposed an approximate multiplier-accumulator and the results of synthesis show that the proposed design is faster than the traditional one and can be used effectively for digital signal processing and embedded systems.

Novel Architecture of High Speed Parallel MAC using Carry Select Adder

New hardware architecture of multiplier and accumulator (MAC) for high speed arithmetic was designed by merging multiplication with accumulation and organize a hybrid type carry save adder (CSA) to improve the performance.

Design of high speed multiplier using modified booth algorithm with hybrid carry look-ahead adder

  • R. BalakumaranE. Prabhu
  • Computer Science
    2016 International Conference on Circuit, Power and Computing Technologies (ICCPCT)
  • 2016
A novel method for multiplier and accumulator is proposed by combining reversible logic functions and hybrid carry look-ahead adder, which shows better performance compare to conventional method and has advantages of reduced area overhead and critical path delay.

An Efficient Approach of Coprocessor design using RR4 Algorithm

A novel approach for the multiplication of two numbers in RR4 number system is proposed and the results has been evaluated in ISE environment and the performance giving satisfactory results.

FPGA realisation of multiplierless FIR filter architectures

In this paper, FPGA realization of MUX based multiplier and odd multiple scheme architectures are proposed for FIR filter and discussed in terms of complexity. In digital filter implementation, the

Design and performance analysis of Multiply-Accumulate (MAC) unit

MAC unit model is designed by incorporating the various multipliers such as Array Multiplier, Ripple Carry Array Multipler with Row Bypassing Technique, Wallace Tree Multipliers and DADDA MultiplIER in the multiplier module and the performance of MAC unit models is analyzed in terms of area, delay and power.

Techniques for the Design of High Speed and Low Power MAC Unit: A Sate-of-the-art Review

Different techniques used for efficient operations resulting in high speed and low power consumption are discussed, including parallelism, pipelining, modified booth algorithm, spurious power suppression technique, block enabling technique.

Implementation of MAC UNIT Using Efficient Adders

  • Computer Science
  • 2016
A design of high performance 64 bit Multiplierand-Accumulator (MAC) is implemented and performs important operation in many of the digital signal processing (DSP) applications.

Novel transistor level realization of ultra low power high-speed adiabatic Vedic multiplier

  • M. ChandaS. BanerjeeD. SahaS. Jain
  • Computer Science
    2013 International Mutli-Conference on Automation, Computing, Communication, Control and Compressed Sensing (iMac4s)
  • 2013
Both simulation and measurement results verify the functionality of such logic, making it suitable for implementing energy-aware and performance-efficient very-large scale integration (VLSI) circuitry.

A new binary arithmetic for finite-word-length linear controllers: MEMS applications

The exploration of a number of binary arithmetics showed that radix-2r is the best candidate that fits the aforementioned requirements and has been fully exploited to designing efficient multiplier cores, which are the real engine of the linear systems.



A fast parallel multiplier-accumulator using the modified Booth algorithm

A dependence graph (DG) is presented to visualize and describe a merged multiply-accumulate (MAC) hardware that is based on the modified Booth algorithm, in which an accurate delay model for deep submicron CMOS technology is used.

Modified Booth Multipliers With a Regular Partial Product Array

A simple approach is proposed to generate a regular partial product array with fewer partial product rows and negligible overhead, thereby lowering the complexity of partial product reduction and reducing the area, delay, and power of MBE multipliers.

Alpha-Power Law MOSFET Model and its Applications to CMOS Inverter Delay and Other Formulas

A simple yet realistic MOS model, namely the a-power law MOS model, is introduced to include the carrier velocity saturation effect, which becomes eminent in short-channel MOSFET’s. The model is an

Digital Computer Arithmetic

Information Technology-Coding of Moving Picture and Associated Autio, MPEG-2 Draft International Standard

  • 1994