A New Low-Power Scan-Path Architecture

Abstract

In this paper, we present a low power architecture for scan-path. This architecture is suitable when it is used with a test compression. Based on data compression methodology, the vector set is partitioned so that the segments repeated in every scan can be removed. Here, it is not needed to change all bits of scan path during the new scan path where new… (More)

Topics

3 Figures and Tables

Slides referencing similar topics