A New Algorithm for Computing the “ Effective Capacitance ” in Deep Submicron Circuits

  title={A New Algorithm for Computing the “ Effective Capacitance ” in Deep Submicron Circuits},
  author={Robert Macys and Steven C McCormick},
In this paper we introduce an algorithm which computes the effective capacitance with improvements in both accuracy and speed over previously published algorithms. Speed improvements are achieved by replacing complex circuit analysis equations used to compute intermediate values of effective capacitance with a characterized table which is a function of circuit parameters. Accuracy improvements are attained by replacing model approximations for the driver cell with a representative SPICE driver… CONTINUE READING
Highly Cited
This paper has 18 citations. REVIEW CITATIONS


Publications citing this paper.
Showing 1-10 of 14 extracted citations

Gate delay calculation considering the crosstalk capacitances

ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753) • 2004
View 4 Excerpts
Highly Influenced

Driver waveform computation for timing analysis with multiple voltage threshold driver models

2008 45th ACM/IEEE Design Automation Conference • 2008
View 5 Excerpts
Highly Influenced

An advanced model for calculating the effective capacitance considering input waveform effect

2008 International Conference on Communications, Circuits and Systems • 2008
View 1 Excerpt

Towards a more physical approach to gate modeling for timing, noise, and power

2008 45th ACM/IEEE Design Automation Conference • 2008
View 3 Excerpts

A more effective C/sub EFF/

Sixth international symposium on quality electronic design (isqed'05) • 2005
View 1 Excerpt

Effective capacitance for gate delay with RC loads

2005 IEEE International Symposium on Circuits and Systems • 2005
View 1 Excerpt

An accurate low iteration algorithm for effective capacitance computation

4th IEEE International Workshop on System-on-Chip for Real-Time Applications • 2004
View 2 Excerpts


Publications referenced by this paper.
Showing 1-3 of 3 references

PCHECK : A Delay Analysis Tool for High Performance LSI Design

Y. Ogawa

Modeling the RC - interconnect Effects in a Hierarchical Timing Analysis

S. Pullela, L. T. Pillage

Similar Papers

Loading similar papers…