A Networked FPGA-Based Hardware Implementation of a Neural Network Application

  title={A Networked FPGA-Based Hardware Implementation of a Neural Network Application},
  author={H{\'e}ctor Fabio Restrepo and Ralph Hoffmann and Andr{\'e}s P{\'e}rez-Uribe and Christof Teuscher and Eduardo Sanchez},
This paper describes a networked FPGA-based implementation of the FAST (Flexible Adaptable-Size Topology) architecture, a Arti cial Neural Network (ANN) that dynamically adapts its size. Most ANN models base their ability to adapt to problems on changing the strength of the interconnections between computational elements according to a given learning algorithm. However, constrained interconnection structures may limit such ability. Field programmable hardware devices are very well adapted for… CONTINUE READING
Highly Cited
This paper has 26 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.


Publications referenced by this paper.
Showing 1-3 of 3 references

A Tool for Teaching and Re- search on Computer Architecture and Recon gurable Systems

  • C. Teuscher, J.-O. Haenni, F. J. Gomez, H. F. Re- strepo, E. Sanchez
  • In Proceedings of the 25th Euromicro Con…
  • 1999

FPGA Imple- mentation of an Adaptable-Size Neural Network

  • A. P erez-Uribe, E. Sanchez
  • Proceedings of the International Conference on…
  • 1996