A Neoteric FPGA Architecture with Memristor based Interconnects for Efficient Power Consumption

@inproceedings{Karthikeyan2016ANF,
  title={A Neoteric FPGA Architecture with Memristor based Interconnects for Efficient Power Consumption},
  author={Anitha Karthikeyan and J. Arunarasi and A. Arul Mary},
  year={2016}
}
Objective: This paper discusses different ways of power consumption in FPGA and the earlier SRAM based power reduction techniques with its limitations and demonstrates the methodology adapted by the proposed neoteric Memristor based FPGA architecture. The programmable interconnects of Memristor based FPGA architecture uses the newly found circuit element, i.e. Memristor instead of the SRAM based interconnects as in the usual FPGA architecture, resulting in significant reduction of overall power… CONTINUE READING

References

Publications referenced by this paper.
SHOWING 1-10 OF 31 REFERENCES

Robust Hybrid Memristor-CMOS Memory: Modeling and Design

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2013

A single-VDD ultra-low energy sub-threshold FPGA

  • 2012 IEEE/IFIP 20th International Conference on VLSI and System-on-Chip (VLSI-SoC)
  • 2012

Dual Threshold Transistor Stacking ( DTTS ) - A novel technique for static power reduction in nano - scale CMOS circuits

R Udaiyakumar, K Sankaranarayanan
  • Linknovate
  • 2012

Dual Threshold Transistor Stacking (DTTS) - A novel technique for static power reduction in nano-scale CMOS circuits. Linknovate

R Udaiyakumar, K. Sankaranarayanan
  • 2012

SPICE modeling of memristors

  • 2011 IEEE International Symposium of Circuits and Systems (ISCAS)
  • 2011