Corpus ID: 235732226

A N-Path Receiver With Harmonic Response Suppression

@inproceedings{Rayudu2021ANR,
  title={A N-Path Receiver With Harmonic Response Suppression},
  author={Venkata S. Rayudu and Ki Yong Kim and R. Gharpurey},
  year={2021}
}
A downconversion receiver employing a switchbased N-path filter with reduced harmonic response around the thirdand fifthLO harmonics is presented. The N-path filter is placed in a frequency-translation feedback loop that is effective at the 3rd and the 5th LO harmonics to mitigate harmonic downconversion. A pulse-width-modulated LO (PWMLO) clocking scheme is used in the feedback upconverter to reduce the noise injected around the LO harmonic at the input of N-path downconverter. The compression… Expand

Figures from this paper

References

SHOWING 1-10 OF 17 REFERENCES
An N-Path Filter with Multiphase PWM Clocks for Harmonic Response Suppression
TLDR
An N-path filter that uses a PWM representation of a sinusoidal LO to mitigate harmonic downconversion is proposed in this work and the potential for employing PWM for providing gain control is described. Expand
An active interference cancellation technique with harmonic rejection for a broadband channelizer
TLDR
A feedback-based active interference suppression technique employing harmonic rejection mixers (HRMs) for enhancing linearity in a broadband channelizer using previously reported HRMs capable of LO frequency synthesis in both the down-conversion and up-converted paths is proposed. Expand
A wideband receiver employing PWM-based harmonic rejection downconversion
TLDR
A wideband receiver employing single-stage harmonic-rejection mixers (HRM) is demonstrated, demonstrating worst-case HR3/HR5 ratios of 47 and 49 dB without calibration for fLO=100 MHz with a total power dissipation of 41.1 mW. Expand
A differential 4-path highly linear widely tunable on-chip band-pass filter
TLDR
A passive switched capacitor RF band-pass filter with clock controlled center frequency is realized in 65nm CMOS with differential architecture that reduces clock-leakage and suppresses selectivity around even harmonics of the clock. Expand
A Blocker-Tolerant RF Front End With Harmonic-Rejecting $N$ -Path Filter
TLDR
An RF front end with a harmonic-rejecting tunable narrow-band filtering and high attenuation at the third- and fifth-order local oscillator (LO) harmonics at the LNA output, which improves the blocker tolerance at LO harmonics. Expand
Design and Analysis of Harmonic Rejection Mixers With Programmable LO Frequency
A harmonic rejection mixer (HRM) with a programmable local oscillator (LO) frequency is presented. The design allows for the generation of multiple effective LO frequencies within a single HRM thatExpand
A Noise-Cancelling Receiver Resilient to Large Harmonic Blockers
TLDR
This work presents an enhanced noise-cancelling architecture that prevents harmonic blockers experiencing large on-chip gain, thereby boosting the receiver's resilience to such blockers. Expand
A 1.6 GS/s Spectrum Channelizer with PWM-LO Based Sub-band Equalization
TLDR
In this work, a receiver with non-overlapping LOs that can select an arbitrary number of harmonics but reject other harmonics by applying sinusoidal gain coefficients at baseband, is described. Expand
Design of Active N-Path Filters
TLDR
A design methodology for synthesis of active N-path bandpass filters is introduced and a 0.1-to-1.2 GHz tunable 6th-order N- path channel-select filter in 65 nm LP CMOS is introduced, achieving a “flat” passband shape and high out-of-band linearity. Expand
A compact SAW-less multiband WCDMA/GPS receiver front-end with translational loop for input matching
  • Xin He, H. Kundur
  • Engineering, Computer Science
  • 2011 IEEE International Solid-State Circuits Conference
  • 2011
In FDD systems such as WCDMA, strong TX leakage presented at RX imposes stringent RX out-of-band (OOB) IIP3 and IIP2 requirements in addition to low noise figure (NF) requirement, usuallyExpand
...
1
2
...