Corpus ID: 233004448

A Multipurpose Formal RISC-V Specification

@article{Bourgeat2021AMF,
  title={A Multipurpose Formal RISC-V Specification},
  author={Thomas Bourgeat and Ian Clester and Andres Erbsen and Samuel Gruetter and A. Wright and A. Chlipala},
  journal={ArXiv},
  year={2021},
  volume={abs/2104.00762}
}
RISC-V is a relatively new, open instruction set architecture with a mature ecosystem and an official formal machinereadable specification. It is therefore a promising playground for formal-methods research. However, we observe that different formal-methods research projects are interested in different aspects of RISC-V and want to simplify, abstract, approximate, or ignore the other aspects. Often, they also require different encoding styles, resulting in each project starting a new… Expand

Figures and Tables from this paper

References

SHOWING 1-10 OF 36 REFERENCES
ISA semantics for ARMv8-a, RISC-v, and CHERI-MIPS
Trustworthy specifications of ARM® v8-A and v8-M system level architecture
  • A. Reid
  • Computer Science
  • 2016 Formal Methods in Computer-Aided Design (FMCAD)
  • 2016
Integration verification across software and hardware for a simple embedded system
Kami: a platform for high-level parametric hardware specification and its modular verification
The semantics of x86-CC multiprocessor machine code
A Trustworthy Monadic Formalization of the ARMv7 Instruction Set Architecture
Verified compilation on a verified processor
Directions in ISA Specification
...
1
2
3
4
...