A Mixed-Signal Verification Kit for Verification of Analogue-Digital Circuits

@article{Bonfini2006AMV,
  title={A Mixed-Signal Verification Kit for Verification of Analogue-Digital Circuits},
  author={Giuseppe Bonfini and Monica Chiavacci and Riccardo Mariani and Egidio Pescari},
  journal={Proceedings of the Design Automation & Test in Europe Conference},
  year={2006},
  volume={2},
  pages={1-6}
}
This paper presents an innovative approach for analogue and mixed-signal verification. It consists in a "verification kit" that makes use of concepts used in state-of-art digital verification, such as automatic results collection, coverage elaboration, data checking capability, pseudo-random and constrained stimuli generation. Using a bandgap cell as case study, the paper shows as the presented approach allows a precise definition of the verification space and a saving of more than 50% of the… CONTINUE READING

Figures, Tables, and Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-5 OF 5 CITATIONS

Unified environment for mixed signal top-level SoC verification

B. Forét, Luís Rolíndez, Cyril Adobati, S. Engels. STMicroelectronics
  • 2007
VIEW 5 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Mixed signal verification to avoid integration mismatch in complex SoCs

  • 2017 18th IEEE Latin American Test Symposium (LATS)
  • 2017
VIEW 1 EXCERPT
CITES BACKGROUND

Improving verification coverage of analog circuit blocks by state space-guided transient simulation

  • Proceedings of 2010 IEEE International Symposium on Circuits and Systems
  • 2010
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-7 OF 7 REFERENCES

E.Pescari, A.Sterpin “Fault Coverage in a New Mixed-Signal Verification Environment

G.Bonfini, M.Chiavacci, F.Colucci, F.Gronchi, R.Mariani
  • In Proc.of 11 International Mixed-Signal Testing Workshop (IMSTW),
  • 2005
VIEW 1 EXCERPT

A Unified Functional Verification Approach for Mixed Analog-Digital ASIC Designs

Bill Luo, Jim Lear
  • Legerty INC,
  • 2003
VIEW 1 EXCERPT

A proposal for transaction-level verification with component wrapper language

  • 2003 Design, Automation and Test in Europe Conference and Exhibition
  • 2003

A VHDL-based methodology for the design and verification of pipeline A/D converters

  • Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537)
  • 2000
VIEW 1 EXCERPT

Fault Coverage in a New Mixed - Signal Verification Environment ” New developments in IC voltage regulators ”

G. Bonfini, M. Chiavacci, +3 authors E. Pescari
  • IEEE J . Solid - State Circuits