A Memory Built-In Self-Repair Scheme Based on Configurable Spares

@article{Lee2011AMB,
  title={A Memory Built-In Self-Repair Scheme Based on Configurable Spares},
  author={Mincent Lee and Li-Ming Denq and Cheng-Wen Wu},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  year={2011},
  volume={30},
  pages={919-929}
}
There is growing need for embedded memory built-in self-repair (MBISR) due to the introduction of more and more system-on-chip (SoC) and other highly integrated products, for which the chip yield is being dominated by the yield of on-chip memories, and repairing embedded memories by conventional off-chip schemes is expensive. Therefore, we propose an MBISR generator called BRAINS+, which automatically generates register transfer level MBISR circuits for SoC designers. The MBISR circuit is based… CONTINUE READING
Highly Cited
This paper has 29 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 21 extracted citations

Embedded repair of logic blocks

2013 12th International Conference on the Experience of Designing and Application of CAD Systems in Microelectronics (CADSM) • 2013
View 8 Excerpts
Highly Influenced

A Built-Off Self-Repair Scheme for Channel-Based 3D Memories

IEEE Transactions on Computers • 2017
View 2 Excerpts

An ECC-Assisted Postpackage Repair Methodology in Main Memory Systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2017
View 1 Excerpt

BIRA With Optimal Repair Rate Using Fault-Free Memory Region for Area Reduction

IEEE Transactions on Circuits and Systems I: Regular Papers • 2017
View 2 Excerpts

Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2017
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 42 references

Design for Testability: VLSI Test Principles and Architectures

L.-T. Wang, C.-W. Wu, X. Wen
2006
View 7 Excerpts
Highly Influenced

ReBISR: A Reconfigurable Built-In Self-Repair Scheme for Random Access Memories in SOCs

IEEE Transactions on Very Large Scale Integration (VLSI) Systems • 2010
View 1 Excerpt

Method for repairing memory and system thereof

M. Lee, C.-W. Wu
U.S. Patent 20090119537, 2009. • 2009

SRAM Redundancy - Silicon Area versus Number of Repairs Trade-off

2008 IEEE/SEMI Advanced Semiconductor Manufacturing Conference • 2008
View 1 Excerpt

BRAINS+: A memory built-in self-repair generator

M.-S. Lee, L.-M. Denq, C.-W. Wu
Proc. 1st VTTW, Jul. 2007, Paper 1.2. • 2007
View 3 Excerpts

Similar Papers

Loading similar papers…