A Low-Voltage Folded-Switching Mixer Using Area-Efficient CCG Transconductor

@article{Qin2017ALF,
  title={A Low-Voltage Folded-Switching Mixer Using Area-Efficient CCG Transconductor},
  author={Pei Qin and Quan Xue},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  year={2017},
  volume={64},
  pages={877-881}
}
This brief presents a low-voltage folded-switching mixer in 65-nm CMOS process. A modified complimentary common gate pair is utilized as the input transconductance stage, where a transformer is subtly applied for chip size reduction. Benefitted from the current reuse, the pMOS transistor not only works for radio frequency (RF) signal amplification, but also acts as the current bleeding path. This improves the conversion gain (CG), benefits the noise figure, and merits the mixer applicable in… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

References

Publications referenced by this paper.
SHOWING 1-10 OF 17 REFERENCES

Similar Papers

Loading similar papers…