A Low Power Sinc3 Filter for ΣΔ Modulators

@article{Lombardi2007ALP,
  title={A Low Power Sinc3 Filter for ΣΔ Modulators},
  author={A. Lombardi and E. Bonizzoni and P. Malcovati and F. Maloberti},
  journal={2007 IEEE International Symposium on Circuits and Systems},
  year={2007},
  pages={4008-4011}
}
  • A. Lombardi, E. Bonizzoni, +1 author F. Maloberti
  • Published 2007
  • Engineering, Computer Science
  • 2007 IEEE International Symposium on Circuits and Systems
    • In recent years, continuous research efforts have been concentrating in increasing ΣΔ modulators operating frequency, while still reducing their power consumption. Indeed, when the ΣΔ modulator figure of merit (FoM) is less than 1 pJ/conversion, the decimation filter power consumption becomes a critical parameter. This paper presents a low power sin3 FIR filter for ΣΔ modulators. The proposed filter implements a decimation by 4, operating at 64 MHz and consumes only 0.1 pJ/sample processed. The… CONTINUE READING
    View on IEEE
    ims.unipv.it
    7 Citations
    Background Citations
    3
    Methods Citations
    3
    Results Citations
    1

    Figures, Tables, and Topics from this paper

    Figures and Tables

    Explore Further: Topics Discussed in This Paper

    7 Citations
    Citation Type

    Citation Type

    An optimized two stages low power sinc3 filter for ΣΔ modulators
    • 2
    • PDF
    A low power, low chip area decimation filter for Σ - Δ modulator for flywheel MEMS gyro realized in the CMOS 180 nm technology
    • 2
    A Polyphase comb filter using interlaying multiplexers for high-speed single-bit Sigma-Delta modulators
    • 1
    Digital Sigma-Delta Modulator with High SNR (100dB+)
    Applications research of sigma-delta modulator in high precision measurement system of motor current
    FPGA Realization of Multi Channel Data Acquisition System using Softcore Embedded Processor
    • 2
    Behavioral modeling for sampling receiver and baseband in Software-Defined Radio

    References

    SHOWING 1-7 OF 7 REFERENCES
    A low-power decimation filter for a sigma-delta converter based on a power-optimized sinc filter
    • A. Gerosa, A. Neviani
    • Computer Science
    • 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512)
    • 2004
    • 14
    A 13-bit, 2.2-MS/s, 55-mW multibit cascade /spl Sigma//spl Delta/ modulator in CMOS 0.7-/spl mu/m single-poly technology
    • 56
    Delta-sigma data converters : theory, design, and simulation
    • 1,832
    Architectures for digital signal processing
    • 147
    • PDF
    A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ modulator in CMOS 0.7-μm single-poly technology
    • 47
    Rodriguerez-Vazquez, “A 13-bit, 2.2-MS/s, 55-mW multibit cascade ΣΔ Modulator in CMOS 0.7-μW single-poly technology
    • IEEE Journal of Solid-State Circuit,
    • 1999
    Principles of CMOS VLSI Design, A System Perspective
    • Principles of CMOS VLSI Design, A System Perspective
    • 1994