A Low-Power High-PSRR Low-Dropout Regulator With Bulk-Gate Controlled Circuit

@article{Heng2010ALH,
  title={A Low-Power High-PSRR Low-Dropout Regulator With Bulk-Gate Controlled Circuit},
  author={Socheat Heng and Cong-Kha Pham},
  journal={IEEE Transactions on Circuits and Systems II: Express Briefs},
  year={2010},
  volume={57},
  pages={245-249}
}
In this brief, we presented a bulk-gate controlled circuit for improving a power supply rejection ratio (PSRR) of a low-dropout voltage regulator (LDO), which deteriorated due to lowering of a power consumption. A test chip was fabricated using a 0.18-¿m complimentary metal-oxide-semiconductor process, and experimental results demonstrated that the proposed circuit provides the PSRR that improved to 77 dB at 10 Hz and 64.3 dB at 1 kHz, while the consumption current of the whole LDO with all… CONTINUE READING
Highly Cited
This paper has 24 citations. REVIEW CITATIONS
12 Citations
11 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 12 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 11 references

Analysis and design of monolithic , high PSR , linear regulators for SoC applications , ” in

  • G. A. Rincon-Mora Gupta, P. Raha
  • Proc . IEEE Int . SOC Conf . , Sep .
  • 2004

Analysis of low-dropout regulator topologies for low-voltage regulation

  • S. K. Lau, K. N. Leung, P. K. Mok
  • Proc. IEEE Electron Devices Solid-State Circuits…
  • 2003
1 Excerpt

Similar Papers

Loading similar papers…