A Low Power Frequency Multiplication Technique for ZigBee Transciever

@article{Pandey2007ALP,
  title={A Low Power Frequency Multiplication Technique for ZigBee Transciever},
  author={Jagdish Nayayan Pandey and Sudhir S. Kudva and Bharadwaj S. Amrutur},
  journal={20th International Conference on VLSI Design held jointly with 6th International Conference on Embedded Systems (VLSID'07)},
  year={2007},
  pages={150-155}
}
A low-power frequency multiplication technique, developed for ZigBee (IEEE 802.15.4) like applications is presented. We have provided an estimate for the power consumption for a given output voltage swing using our technique. The advantages and disadvantages which determine the application areas of the technique are discussed. The issues related to design, layout and process variation are also addressed. Finally, a design is presented for operation in 2.405-2.485-GHz band of ZigBee receiver… CONTINUE READING
5 Citations
4 References
Similar Papers

References

Publications referenced by this paper.
Showing 1-4 of 4 references

The Art of Analog Layout

  • Alan Hastings
  • Prentice Hall, 1st edition (December
  • 2000

A multiplyby3 coupledring oscillators for low - power frequency synthesis

  • Shwetabh Verma, Junfeng Xu, Thomas H. Lee

Similar Papers

Loading similar papers…