A Low-Cost Jitter Measurement Technique for BIST Applications

@article{Huang2003ALJ,
  title={A Low-Cost Jitter Measurement Technique for BIST Applications},
  author={Jiun-Lang Huang and Jui-Jer Huang and Yuan-Shuang Liu},
  journal={Journal of Electronic Testing},
  year={2003},
  volume={22},
  pages={219-228}
}
In this paper, we present a BIST technique that measures the RMS value of a Gaussian distribution period jitter. In the proposed approach, the signal under test is delayed by two different delay values and the probabilities it leads the two delayed signals are measured. The RMS jitter can then be derived from the probabilities and the delay values. Behavior and circuit simulations are performed to validate the proposed technique and analyze the design tradeoffs, and preliminary measurement… 

Figures and Tables from this paper

An infrastructure IP for on-chip clock jitter measurement

  • Jui-Jer HuangJiun-Lang Huang
  • Computer Science
    IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings.
  • 2004
TLDR
An infrastructure IP core is presented to facilitate on-chip clock jitter measurement and the RMS period jitter value can be derived from the probabilities and the delay difference.

A Random Jitter RMS Estimation Technique for BIST Applications

TLDR
The proposed technique can be applied to BIST solutions for random jitter measurement on a transmitted clock signal and Circuit-level simulations show the validity of the proposed technique for up to 20% peak-to-peak jitter in the clock even with process variations.

Random Jitter Testing Using Low Tap-Count Delay Lines

TLDR
Simulation results show that using an eight-tap delay line, the probability of making correct pass/fail decisions is higher than 99% in the presence of up to 30% delay line deviations.

BIST for Jitter Measurement and Jitter Decomposition of CDR

TLDR
This paper describes a Built-In-Self-Test (BIST) circuit that tests the relative timing jitter of NRZ data and recovered clock of PLL-based CDR and adopts the bathtub curve fitting algorithm to estimate total jitter at BER=10 level.

A Self-Referred Clock Jitter Measurement Circuit in Wide Frequency Range

TLDR
A jitter measurement circuit with its calibration scheme for measuring peak-to-peak jitters of clock is proposed and demonstrated and the mismatching effect and area overhead are reduced compared with conventional circuits using Vernier delay lines.

A Random Jitter Extraction Technique in the Presence of Sinusoidal Jitter

TLDR
A random jitter extraction technique in the presence of sinusoidal jitter (SJ) is proposed for on-chip jitter tolerance testing applications and features include low delay line resolution requirement and high process variation tolerance.

On-Chip Random Jitter Testing Using Low Tap-Count Coarse Delay Lines

TLDR
Simulation results show that using an eight-tap delay line, the probability of making correct pass/fail decisions is higher than 99% in the presence of up to 30% delay line value deviations.

BIST for Measuring Clock Jitter of Charge-Pump Phase-Locked Loops

TLDR
A built-in self-test (BIST) circuit that measures the clock jitter of the charge-pump phase-locked loops (PLLs) based on a novel time-to-digital converter (TDC) which has a high resolution.

A period tracking based on-chip sinusoidal jitter extraction technique

TLDR
The results show that the proposed approach can achieve high amplitude and frequency estimation accuracy and is robust in the presence of random jitter components and delay line variations.

High frequency jitter estimator for SoCs

TLDR
It is demonstrated in this paper that the transfer function of the ETI defined by the ratio of the number of unwanted signal transitions and the input HF jitter is linear, which leads to a simple circuit implementation.

References

SHOWING 1-10 OF 14 REFERENCES

A high-resolution jitter measurement technique using ADC sampling

TLDR
A new technique for jitter measurement that can be implemented using commercially available, off-the-shelf components is proposed and is shown to have high resolution and low test time compared to currently available techniques.

An on-chip jitter measurement circuit for the PLL

A simple built-on-chip PLL jitter measurement circuit, which utilizes the vernier delay line principle, transforms timing difference signals into digital words and has a self calibration capability

Jitter measurements of a PowerPC/sup TM/ microprocessor using an analytic signal method

TLDR
A new method for measuring both peak-to-peak and RMS jitter in PLL output signals and its theoretical basis is derived from analytic signal theory.

A method for measuring the cycle-to-cycle period jitter of high-frequency clock signals

TLDR
The theoretical basis for this method is derived from the limited condition for the average period and analytic signal theory, and experimental data from jitter measurements on a PowerPC/sup TM/ microprocessor is analyzed in the frequency domain.

A synthesizable, fast and high-resolution timing measurement device using a component-invariant vernier delay line

  • A. ChanG. Roberts
  • Computer Science
    Proceedings International Test Conference 2001 (Cat. No.01CH37260)
  • 2001
TLDR
An attempt to reduce the requirement on element matching, a component-invariant VDL technique is proposed that will enable the measurement device to be synthesized from a register transfer level (RTL) description and a method is provided that reduces test time at the expense of more hardware.

BIST for phase-locked loops in digital applications

  • S. SunterA. Roy
  • Computer Science
    International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034)
  • 1999
TLDR
This paper describes a built-in self-test (BIST) circuit that tests the key analog parameters of PLLs, using only logic gates that can be synthesized from a hardware description language (HDL).

The Jitter Model for Metastability and Its Application to Redundant Synchronizers

TLDR
The jitter model is applied to show that redundancy cannot improve the metastable reliability of synchronizers, contradicting previous work by A. El-Amawy (see ibid).

A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line

TLDR
Test results show that even higher resolutions can be achieved using the VDL method, and resolutions down to 5 ps are demonstrated to be obtainable.

Extraction of peak-to-peak and RMS sinusoidal jitter using an analytic signal method

TLDR
Results of Matlab simulations validate the performance of the proposed method for measuring random jitter, which relies on the extension of a real signal into an analytic signal by utilizing the Hilbert transform.

Embedded timing analysis: a soc infrastructure

This SoC infrastructure core is a flexible, scalable, and highly accurate embedded time interval analyzer (ETIA), used to measure a variety of timing-related SoC characteristics, including jitter.