A Low-Cost Jitter Measurement Technique for BIST Applications


In this paper, we present a BIST technique that measures the RMS value of a Gaussian distribution period jitter. In the proposed approach, the signal under test is delayed by two different delay values and the probabilities it leads the two delayed signals are measured. The RMS jitter can then be derived from the probabilities and the delay values. Behavior and circuit simulations are performed to validate the proposed technique and analyze the design tradeoffs, and preliminary measurement results on FPGA are also presented.

DOI: 10.1109/ATS.2003.1250833

Extracted Key Phrases

9 Figures and Tables

Showing 1-10 of 14 references

Cost Jitter Measurement Technique for BIST Applications

  • J J Huang, J L Huang, Ba Low
  • 2003

BA Method for Measuring the Cycle-to-Cycle Period Jitter of High-Frequency Clock Signals

  • T J Yamaguchi, M Soma, D Halter, R Raina, J Nissen, M Ishida
  • 2001

Fast and High- Resolution Timing Measurement Device using a Component- Invariant Vernier Delay Line

  • A H Chan, G W Roberts, Ba Synthesizable
  • 2001

BA High-Resolution CMOS Time-to-Digital Converter Utilizing a Vernier Delay Line

  • P Dudek, S Szczepanski, J V Hatfield
  • 2000

BExtraction of Peak-to-Peak and RMS Jitter Using an Analytic Signal Method

  • T Yamaguchi, M Soma, M Ishida, T Watanabe
  • 2000

BJitter Measurements of a PowerPC TM Microprocessor Using the Analytic Signal Method

  • T Yamaguchi, M Soma, +4 authors T Watanabe
  • 2000