A Low-Cost Jitter Measurement Technique for BIST Applications


In this paper, we present a BIST technique that measures the RMS value of a Gaussian distribution period jitter. In the proposed approach, the signal under test is delayed by two different delay values and the probabilities it leads the two delayed signals are measured. The RMS jitter can then be derived from the probabilities and the delay values. Behavior and circuit simulations are performed to validate the proposed technique and analyze the design tradeoffs, and preliminary measurement results on FPGA are also presented.

DOI: 10.1109/ATS.2003.1250833

Extracted Key Phrases

9 Figures and Tables

Cite this paper

@inproceedings{Huang2003ALJ, title={A Low-Cost Jitter Measurement Technique for BIST Applications}, author={Jui-Jer Huang and Jiun-Lang Huang}, booktitle={Asian Test Symposium}, year={2003} }